/*
 *  Copyright (C) 2017 Chelsio Communications.  All rights reserved.
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms and conditions of the GNU General Public License,
 *  version 2, as published by the Free Software Foundation.
 *
 *  This program is distributed in the hope it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  The full GNU General Public License is included in this distribution in
 *  the file called "COPYING".
 *
 */

#ifndef __CUDBG_ENTITY_H__
#define __CUDBG_ENTITY_H__

#define EDC0_FLAG 0
#define EDC1_FLAG 1
#define MC_FLAG 2
#define MC0_FLAG 3
#define MC1_FLAG 4
#define HMA_FLAG 5

#define CUDBG_ENTITY_SIGNATURE 0xCCEDB001

struct cudbg_mbox_log {
        struct mbox_cmd entry;
        u32 hi[MBOX_LEN / 8];
        u32 lo[MBOX_LEN / 8];
};

struct cudbg_cim_qcfg {
        u8 chip;
        u16 base[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];
        u16 size[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];
        u16 thres[CIM_NUM_IBQ];
        u32 obq_wr[2 * CIM_NUM_OBQ_T5];
        u32 stat[4 * (CIM_NUM_IBQ + CIM_NUM_OBQ_T5)];
};

struct cudbg_rss_vf_conf {
        u32 rss_vf_vfl;
        u32 rss_vf_vfh;
};

struct cudbg_pm_stats {
        u32 tx_cnt[T6_PM_NSTATS];
        u32 rx_cnt[T6_PM_NSTATS];
        u64 tx_cyc[T6_PM_NSTATS];
        u64 rx_cyc[T6_PM_NSTATS];
};

struct cudbg_hw_sched {
        u32 kbps[NTX_SCHED];
        u32 ipg[NTX_SCHED];
        u32 pace_tab[NTX_SCHED];
        u32 mode;
        u32 map;
};

#define SGE_QBASE_DATA_REG_NUM 4

struct sge_qbase_reg_field {
        u32 reg_addr;
        u32 reg_data[SGE_QBASE_DATA_REG_NUM];
        /* Max supported PFs */
        u32 pf_data_value[PCIE_FW_MASTER_M + 1][SGE_QBASE_DATA_REG_NUM];
        /* Max supported VFs */
        u32 vf_data_value[T6_VF_M + 1][SGE_QBASE_DATA_REG_NUM];
        u32 vfcount; /* Actual number of max vfs in current configuration */
};

struct ireg_field {
        u32 ireg_addr;
        u32 ireg_data;
        u32 ireg_local_offset;
        u32 ireg_offset_range;
};

struct ireg_buf {
        struct ireg_field tp_pio;
        u32 outbuf[32];
};

struct cudbg_ulprx_la {
        u32 data[ULPRX_LA_SIZE * 8];
        u32 size;
};

struct cudbg_tp_la {
        u32 size;
        u32 mode;
        u8 data[0];
};

static const char * const cudbg_region[] = {
        "DBQ contexts:", "IMSG contexts:", "FLM cache:", "TCBs:",
        "Pstructs:", "Timers:", "Rx FL:", "Tx FL:", "Pstruct FL:",
        "Tx payload:", "Rx payload:", "LE hash:", "iSCSI region:",
        "TDDP region:", "TPT region:", "STAG region:", "RQ region:",
        "RQUDP region:", "PBL region:", "TXPBL region:",
        "DBVFIFO region:", "ULPRX state:", "ULPTX state:",
        "On-chip queues:"
};

/* Memory region info relative to current memory (i.e. wrt 0). */
struct cudbg_region_info {
        bool exist; /* Does region exists in current memory? */
        u32 start;  /* Start wrt 0 */
        u32 end;    /* End wrt 0 */
};

struct cudbg_mem_desc {
        u32 base;
        u32 limit;
        u32 idx;
};

#define CUDBG_MEMINFO_REV 1

struct cudbg_meminfo {
        struct cudbg_mem_desc avail[4];
        struct cudbg_mem_desc mem[ARRAY_SIZE(cudbg_region) + 3];
        u32 avail_c;
        u32 mem_c;
        u32 up_ram_lo;
        u32 up_ram_hi;
        u32 up_extmem2_lo;
        u32 up_extmem2_hi;
        u32 rx_pages_data[3];
        u32 tx_pages_data[4];
        u32 p_structs;
        u32 reserved[12];
        u32 port_used[4];
        u32 port_alloc[4];
        u32 loopback_used[NCHAN];
        u32 loopback_alloc[NCHAN];
        u32 p_structs_free_cnt;
        u32 free_rx_cnt;
        u32 free_tx_cnt;
};

struct cudbg_cim_pif_la {
        int size;
        u8 data[0];
};

struct cudbg_clk_info {
        u64 retransmit_min;
        u64 retransmit_max;
        u64 persist_timer_min;
        u64 persist_timer_max;
        u64 keepalive_idle_timer;
        u64 keepalive_interval;
        u64 initial_srtt;
        u64 finwait2_timer;
        u32 dack_timer;
        u32 res;
        u32 cclk_ps;
        u32 tre;
        u32 dack_re;
};

struct cudbg_tid_info_region {
        u32 ntids;
        u32 nstids;
        u32 stid_base;
        u32 hash_base;

        u32 natids;
        u32 nftids;
        u32 ftid_base;
        u32 aftid_base;
        u32 aftid_end;

        u32 sftid_base;
        u32 nsftids;

        u32 uotid_base;
        u32 nuotids;

        u32 sb;
        u32 flags;
        u32 le_db_conf;
        u32 ip_users;
        u32 ipv6_users;

        u32 hpftid_base;
        u32 nhpftids;
};

#define CUDBG_TID_INFO_REV 1

struct cudbg_tid_info_region_rev1 {
        struct cudbg_ver_hdr ver_hdr;
        struct cudbg_tid_info_region tid;
        u32 tid_start;
        u32 reserved[16];
};

#define CUDBG_LOWMEM_MAX_CTXT_QIDS 256
#define CUDBG_MAX_FL_QIDS 1024

struct cudbg_ch_cntxt {
        u32 cntxt_type;
        u32 cntxt_id;
        u32 data[SGE_CTXT_SIZE / 4];
};

#define CUDBG_MAX_RPLC_SIZE 128

struct cudbg_mps_tcam {
        u64 mask;
        u32 rplc[8];
        u32 idx;
        u32 cls_lo;
        u32 cls_hi;
        u32 rplc_size;
        u32 vniy;
        u32 vnix;
        u32 dip_hit;
        u32 vlan_vld;
        u32 repli;
        u16 ivlan;
        u8 addr[ETH_ALEN];
        u8 lookup_type;
        u8 port_num;
        u8 reserved[2];
};

#define CUDBG_VPD_PF_SIZE 0x800
#define CUDBG_SCFG_VER_ADDR 0x06
#define CUDBG_SCFG_VER_LEN 4
#define CUDBG_VPD_VER_ADDR 0x18c7
#define CUDBG_VPD_VER_LEN 2

struct cudbg_vpd_data {
        u8 sn[SERNUM_LEN + 1];
        u8 bn[PN_LEN + 1];
        u8 na[MACADDR_LEN + 1];
        u8 mn[ID_LEN + 1];
        u16 fw_major;
        u16 fw_minor;
        u16 fw_micro;
        u16 fw_build;
        u32 scfg_vers;
        u32 vpd_vers;
};

#define CUDBG_MAX_TCAM_TID 0x800
#define CUDBG_T6_CLIP 1536
#define CUDBG_MAX_TID_COMP_EN 6144
#define CUDBG_MAX_TID_COMP_DIS 3072

enum cudbg_le_entry_types {
        LE_ET_UNKNOWN = 0,
        LE_ET_TCAM_CON = 1,
        LE_ET_TCAM_SERVER = 2,
        LE_ET_TCAM_FILTER = 3,
        LE_ET_TCAM_CLIP = 4,
        LE_ET_TCAM_ROUTING = 5,
        LE_ET_HASH_CON = 6,
        LE_ET_INVALID_TID = 8,
};

struct cudbg_tcam {
        u32 filter_start;
        u32 server_start;
        u32 clip_start;
        u32 routing_start;
        u32 tid_hash_base;
        u32 max_tid;
};

struct cudbg_tid_data {
        u32 tid;
        u32 dbig_cmd;
        u32 dbig_conf;
        u32 dbig_rsp_stat;
        u32 data[NUM_LE_DB_DBGI_RSP_DATA_INSTANCES];
};

#define CUDBG_NUM_ULPTX 11
#define CUDBG_NUM_ULPTX_READ 512
#define CUDBG_NUM_ULPTX_ASIC 6
#define CUDBG_NUM_ULPTX_ASIC_READ 128

#define CUDBG_ULPTX_LA_REV 1

struct cudbg_ulptx_la {
        u32 rdptr[CUDBG_NUM_ULPTX];
        u32 wrptr[CUDBG_NUM_ULPTX];
        u32 rddata[CUDBG_NUM_ULPTX];
        u32 rd_data[CUDBG_NUM_ULPTX][CUDBG_NUM_ULPTX_READ];
        u32 rdptr_asic[CUDBG_NUM_ULPTX_ASIC_READ];
        u32 rddata_asic[CUDBG_NUM_ULPTX_ASIC_READ][CUDBG_NUM_ULPTX_ASIC];
};

#define CUDBG_CHAC_PBT_ADDR 0x2800
#define CUDBG_CHAC_PBT_LRF  0x3000
#define CUDBG_CHAC_PBT_DATA 0x3800
#define CUDBG_PBT_DYNAMIC_ENTRIES 8
#define CUDBG_PBT_STATIC_ENTRIES 16
#define CUDBG_LRF_ENTRIES 8
#define CUDBG_PBT_DATA_ENTRIES 512

struct cudbg_pbt_tables {
        u32 pbt_dynamic[CUDBG_PBT_DYNAMIC_ENTRIES];
        u32 pbt_static[CUDBG_PBT_STATIC_ENTRIES];
        u32 lrf_table[CUDBG_LRF_ENTRIES];
        u32 pbt_data[CUDBG_PBT_DATA_ENTRIES];
};

enum cudbg_qdesc_qtype {
        CUDBG_QTYPE_UNKNOWN = 0,
        CUDBG_QTYPE_NIC_TXQ,
        CUDBG_QTYPE_NIC_RXQ,
        CUDBG_QTYPE_NIC_FLQ,
        CUDBG_QTYPE_CTRLQ,
        CUDBG_QTYPE_FWEVTQ,
        CUDBG_QTYPE_INTRQ,
        CUDBG_QTYPE_PTP_TXQ,
        CUDBG_QTYPE_OFLD_TXQ,
        CUDBG_QTYPE_RDMA_RXQ,
        CUDBG_QTYPE_RDMA_FLQ,
        CUDBG_QTYPE_RDMA_CIQ,
        CUDBG_QTYPE_ISCSI_RXQ,
        CUDBG_QTYPE_ISCSI_FLQ,
        CUDBG_QTYPE_ISCSIT_RXQ,
        CUDBG_QTYPE_ISCSIT_FLQ,
        CUDBG_QTYPE_CRYPTO_TXQ,
        CUDBG_QTYPE_CRYPTO_RXQ,
        CUDBG_QTYPE_CRYPTO_FLQ,
        CUDBG_QTYPE_TLS_RXQ,
        CUDBG_QTYPE_TLS_FLQ,
        CUDBG_QTYPE_MAX,
};

#define CUDBG_QDESC_REV 1

struct cudbg_qdesc_entry {
        u32 data_size;
        u32 qtype;
        u32 qid;
        u32 desc_size;
        u32 num_desc;
        u8 data[0]; /* Must be last */
};

struct cudbg_qdesc_info {
        u32 qdesc_entry_size;
        u32 num_queues;
        u8 data[0]; /* Must be last */
};

#define IREG_NUM_ELEM 4

static const u32 t6_tp_pio_array[][IREG_NUM_ELEM] = {
        {0x7e40, 0x7e44, 0x020, 28}, /* t6_tp_pio_regs_20_to_3b */
        {0x7e40, 0x7e44, 0x040, 10}, /* t6_tp_pio_regs_40_to_49 */
        {0x7e40, 0x7e44, 0x050, 10}, /* t6_tp_pio_regs_50_to_59 */
        {0x7e40, 0x7e44, 0x060, 14}, /* t6_tp_pio_regs_60_to_6d */
        {0x7e40, 0x7e44, 0x06F, 1}, /* t6_tp_pio_regs_6f */
        {0x7e40, 0x7e44, 0x070, 6}, /* t6_tp_pio_regs_70_to_75 */
        {0x7e40, 0x7e44, 0x130, 18}, /* t6_tp_pio_regs_130_to_141 */
        {0x7e40, 0x7e44, 0x145, 19}, /* t6_tp_pio_regs_145_to_157 */
        {0x7e40, 0x7e44, 0x160, 1}, /* t6_tp_pio_regs_160 */
        {0x7e40, 0x7e44, 0x230, 25}, /* t6_tp_pio_regs_230_to_248 */
        {0x7e40, 0x7e44, 0x24a, 3}, /* t6_tp_pio_regs_24c */
        {0x7e40, 0x7e44, 0x8C0, 1} /* t6_tp_pio_regs_8c0 */
};

static const u32 t5_tp_pio_array[][IREG_NUM_ELEM] = {
        {0x7e40, 0x7e44, 0x020, 28}, /* t5_tp_pio_regs_20_to_3b */
        {0x7e40, 0x7e44, 0x040, 19}, /* t5_tp_pio_regs_40_to_52 */
        {0x7e40, 0x7e44, 0x054, 2}, /* t5_tp_pio_regs_54_to_55 */
        {0x7e40, 0x7e44, 0x060, 13}, /* t5_tp_pio_regs_60_to_6c */
        {0x7e40, 0x7e44, 0x06F, 1}, /* t5_tp_pio_regs_6f */
        {0x7e40, 0x7e44, 0x120, 4}, /* t5_tp_pio_regs_120_to_123 */
        {0x7e40, 0x7e44, 0x12b, 2}, /* t5_tp_pio_regs_12b_to_12c */
        {0x7e40, 0x7e44, 0x12f, 21}, /* t5_tp_pio_regs_12f_to_143 */
        {0x7e40, 0x7e44, 0x145, 19}, /* t5_tp_pio_regs_145_to_157 */
        {0x7e40, 0x7e44, 0x230, 25}, /* t5_tp_pio_regs_230_to_248 */
        {0x7e40, 0x7e44, 0x8C0, 1} /* t5_tp_pio_regs_8c0 */
};

static const u32 t6_tp_tm_pio_array[][IREG_NUM_ELEM] = {
        {0x7e18, 0x7e1c, 0x0, 12}
};

static const u32 t5_tp_tm_pio_array[][IREG_NUM_ELEM] = {
        {0x7e18, 0x7e1c, 0x0, 12}
};

static const u32 t6_tp_mib_index_array[6][IREG_NUM_ELEM] = {
        {0x7e50, 0x7e54, 0x0, 13},
        {0x7e50, 0x7e54, 0x10, 6},
        {0x7e50, 0x7e54, 0x18, 21},
        {0x7e50, 0x7e54, 0x30, 32},
        {0x7e50, 0x7e54, 0x50, 22},
        {0x7e50, 0x7e54, 0x68, 12}
};

static const u32 t5_tp_mib_index_array[9][IREG_NUM_ELEM] = {
        {0x7e50, 0x7e54, 0x0, 13},
        {0x7e50, 0x7e54, 0x10, 6},
        {0x7e50, 0x7e54, 0x18, 8},
        {0x7e50, 0x7e54, 0x20, 13},
        {0x7e50, 0x7e54, 0x30, 16},
        {0x7e50, 0x7e54, 0x40, 16},
        {0x7e50, 0x7e54, 0x50, 16},
        {0x7e50, 0x7e54, 0x60, 6},
        {0x7e50, 0x7e54, 0x68, 4}
};

static const u32 t5_sge_dbg_index_array[2][IREG_NUM_ELEM] = {
        {0x10cc, 0x10d0, 0x0, 16},
        {0x10cc, 0x10d4, 0x0, 16},
};

static const u32 t6_sge_qbase_index_array[] = {
        /* 1 addr reg SGE_QBASE_INDEX and 4 data reg SGE_QBASE_MAP[0-3] */
        0x1250, 0x1240, 0x1244, 0x1248, 0x124c,
};

static const u32 t5_pcie_pdbg_array[][IREG_NUM_ELEM] = {
        {0x5a04, 0x5a0c, 0x00, 0x20}, /* t5_pcie_pdbg_regs_00_to_20 */
        {0x5a04, 0x5a0c, 0x21, 0x20}, /* t5_pcie_pdbg_regs_21_to_40 */
        {0x5a04, 0x5a0c, 0x41, 0x10}, /* t5_pcie_pdbg_regs_41_to_50 */
};

static const u32 t5_pcie_cdbg_array[][IREG_NUM_ELEM] = {
        {0x5a10, 0x5a18, 0x00, 0x20}, /* t5_pcie_cdbg_regs_00_to_20 */
        {0x5a10, 0x5a18, 0x21, 0x18}, /* t5_pcie_cdbg_regs_21_to_37 */
};

static const u32 t5_pm_rx_array[][IREG_NUM_ELEM] = {
        {0x8FD0, 0x8FD4, 0x10000, 0x20}, /* t5_pm_rx_regs_10000_to_10020 */
        {0x8FD0, 0x8FD4, 0x10021, 0x0D}, /* t5_pm_rx_regs_10021_to_1002c */
};

static const u32 t5_pm_tx_array[][IREG_NUM_ELEM] = {
        {0x8FF0, 0x8FF4, 0x10000, 0x20}, /* t5_pm_tx_regs_10000_to_10020 */
        {0x8FF0, 0x8FF4, 0x10021, 0x1D}, /* t5_pm_tx_regs_10021_to_1003c */
};

#define CUDBG_NUM_PCIE_CONFIG_REGS 0x61

static const u32 t5_pcie_config_array[][2] = {
        {0x0, 0x34},
        {0x3c, 0x40},
        {0x50, 0x64},
        {0x70, 0x80},
        {0x94, 0xa0},
        {0xb0, 0xb8},
        {0xd0, 0xd4},
        {0x100, 0x128},
        {0x140, 0x148},
        {0x150, 0x164},
        {0x170, 0x178},
        {0x180, 0x194},
        {0x1a0, 0x1b8},
        {0x1c0, 0x208},
};

static const u32 t6_ma_ireg_array[][IREG_NUM_ELEM] = {
        {0x78f8, 0x78fc, 0xa000, 23}, /* t6_ma_regs_a000_to_a016 */
        {0x78f8, 0x78fc, 0xa400, 30}, /* t6_ma_regs_a400_to_a41e */
        {0x78f8, 0x78fc, 0xa800, 20} /* t6_ma_regs_a800_to_a813 */
};

static const u32 t6_ma_ireg_array2[][IREG_NUM_ELEM] = {
        {0x78f8, 0x78fc, 0xe400, 17}, /* t6_ma_regs_e400_to_e600 */
        {0x78f8, 0x78fc, 0xe640, 13} /* t6_ma_regs_e640_to_e7c0 */
};

static const u32 t6_up_cim_reg_array[][IREG_NUM_ELEM + 1] = {
        {0x7b50, 0x7b54, 0x2000, 0x20, 0}, /* up_cim_2000_to_207c */
        {0x7b50, 0x7b54, 0x2080, 0x1d, 0}, /* up_cim_2080_to_20fc */
        {0x7b50, 0x7b54, 0x00, 0x20, 0}, /* up_cim_00_to_7c */
        {0x7b50, 0x7b54, 0x80, 0x20, 0}, /* up_cim_80_to_fc */
        {0x7b50, 0x7b54, 0x100, 0x11, 0}, /* up_cim_100_to_14c */
        {0x7b50, 0x7b54, 0x200, 0x10, 0}, /* up_cim_200_to_23c */
        {0x7b50, 0x7b54, 0x240, 0x2, 0}, /* up_cim_240_to_244 */
        {0x7b50, 0x7b54, 0x250, 0x2, 0}, /* up_cim_250_to_254 */
        {0x7b50, 0x7b54, 0x260, 0x2, 0}, /* up_cim_260_to_264 */
        {0x7b50, 0x7b54, 0x270, 0x2, 0}, /* up_cim_270_to_274 */
        {0x7b50, 0x7b54, 0x280, 0x20, 0}, /* up_cim_280_to_2fc */
        {0x7b50, 0x7b54, 0x300, 0x20, 0}, /* up_cim_300_to_37c */
        {0x7b50, 0x7b54, 0x380, 0x14, 0}, /* up_cim_380_to_3cc */
        {0x7b50, 0x7b54, 0x4900, 0x4, 0x4}, /* up_cim_4900_to_4c60 */
        {0x7b50, 0x7b54, 0x4904, 0x4, 0x4}, /* up_cim_4904_to_4c64 */
        {0x7b50, 0x7b54, 0x4908, 0x4, 0x4}, /* up_cim_4908_to_4c68 */
        {0x7b50, 0x7b54, 0x4910, 0x4, 0x4}, /* up_cim_4910_to_4c70 */
        {0x7b50, 0x7b54, 0x4914, 0x4, 0x4}, /* up_cim_4914_to_4c74 */
        {0x7b50, 0x7b54, 0x4920, 0x10, 0x10}, /* up_cim_4920_to_4a10 */
        {0x7b50, 0x7b54, 0x4924, 0x10, 0x10}, /* up_cim_4924_to_4a14 */
        {0x7b50, 0x7b54, 0x4928, 0x10, 0x10}, /* up_cim_4928_to_4a18 */
        {0x7b50, 0x7b54, 0x492c, 0x10, 0x10}, /* up_cim_492c_to_4a1c */
};

static const u32 t5_up_cim_reg_array[][IREG_NUM_ELEM + 1] = {
        {0x7b50, 0x7b54, 0x2000, 0x20, 0}, /* up_cim_2000_to_207c */
        {0x7b50, 0x7b54, 0x2080, 0x19, 0}, /* up_cim_2080_to_20ec */
        {0x7b50, 0x7b54, 0x00, 0x20, 0}, /* up_cim_00_to_7c */
        {0x7b50, 0x7b54, 0x80, 0x20, 0}, /* up_cim_80_to_fc */
        {0x7b50, 0x7b54, 0x100, 0x11, 0}, /* up_cim_100_to_14c */
        {0x7b50, 0x7b54, 0x200, 0x10, 0}, /* up_cim_200_to_23c */
        {0x7b50, 0x7b54, 0x240, 0x2, 0}, /* up_cim_240_to_244 */
        {0x7b50, 0x7b54, 0x250, 0x2, 0}, /* up_cim_250_to_254 */
        {0x7b50, 0x7b54, 0x260, 0x2, 0}, /* up_cim_260_to_264 */
        {0x7b50, 0x7b54, 0x270, 0x2, 0}, /* up_cim_270_to_274 */
        {0x7b50, 0x7b54, 0x280, 0x20, 0}, /* up_cim_280_to_2fc */
        {0x7b50, 0x7b54, 0x300, 0x20, 0}, /* up_cim_300_to_37c */
        {0x7b50, 0x7b54, 0x380, 0x14, 0}, /* up_cim_380_to_3cc */
};

static const u32 t6_hma_ireg_array[][IREG_NUM_ELEM] = {
        {0x51320, 0x51324, 0xa000, 32} /* t6_hma_regs_a000_to_a01f */
};
#endif /* __CUDBG_ENTITY_H__ */