1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34#include <linux/cpumask.h>
35#include <linux/module.h>
36#include <linux/delay.h>
37#include <linux/netdevice.h>
38#include <linux/slab.h>
39
40#include <linux/mlx4/driver.h>
41#include <linux/mlx4/device.h>
42#include <linux/mlx4/cmd.h>
43
44#include "mlx4_en.h"
45
46MODULE_AUTHOR("Liran Liss, Yevgeny Petrilin");
47MODULE_DESCRIPTION("Mellanox ConnectX HCA Ethernet driver");
48MODULE_LICENSE("Dual BSD/GPL");
49MODULE_VERSION(DRV_VERSION);
50
51static const char mlx4_en_version[] =
52 DRV_NAME ": Mellanox ConnectX HCA Ethernet driver v"
53 DRV_VERSION "\n";
54
55#define MLX4_EN_PARM_INT(X, def_val, desc) \
56 static unsigned int X = def_val;\
57 module_param(X , uint, 0444); \
58 MODULE_PARM_DESC(X, desc);
59
60
61
62
63
64
65
66MLX4_EN_PARM_INT(udp_rss, 1,
67 "Enable RSS for incoming UDP traffic or disabled (0)");
68
69
70MLX4_EN_PARM_INT(pfctx, 0, "Priority based Flow Control policy on TX[7:0]."
71 " Per priority bit mask");
72MLX4_EN_PARM_INT(pfcrx, 0, "Priority based Flow Control policy on RX[7:0]."
73 " Per priority bit mask");
74
75MLX4_EN_PARM_INT(inline_thold, MAX_INLINE,
76 "Threshold for using inline data (range: 17-104, default: 104)");
77
78#define MAX_PFC_TX 0xff
79#define MAX_PFC_RX 0xff
80
81void en_print(const char *level, const struct mlx4_en_priv *priv,
82 const char *format, ...)
83{
84 va_list args;
85 struct va_format vaf;
86
87 va_start(args, format);
88
89 vaf.fmt = format;
90 vaf.va = &args;
91 if (priv->registered)
92 printk("%s%s: %s: %pV",
93 level, DRV_NAME, priv->dev->name, &vaf);
94 else
95 printk("%s%s: %s: Port %d: %pV",
96 level, DRV_NAME, dev_name(&priv->mdev->pdev->dev),
97 priv->port, &vaf);
98 va_end(args);
99}
100
101void mlx4_en_update_loopback_state(struct net_device *dev,
102 netdev_features_t features)
103{
104 struct mlx4_en_priv *priv = netdev_priv(dev);
105
106 if (features & NETIF_F_LOOPBACK)
107 priv->ctrl_flags |= cpu_to_be32(MLX4_WQE_CTRL_FORCE_LOOPBACK);
108 else
109 priv->ctrl_flags &= cpu_to_be32(~MLX4_WQE_CTRL_FORCE_LOOPBACK);
110
111 priv->flags &= ~(MLX4_EN_FLAG_RX_FILTER_NEEDED|
112 MLX4_EN_FLAG_ENABLE_HW_LOOPBACK);
113
114
115
116
117 if (mlx4_is_mfunc(priv->mdev->dev) &&
118 !(features & NETIF_F_LOOPBACK) && !priv->validate_loopback)
119 priv->flags |= MLX4_EN_FLAG_RX_FILTER_NEEDED;
120
121
122
123
124 if (mlx4_is_mfunc(priv->mdev->dev) || priv->validate_loopback)
125 priv->flags |= MLX4_EN_FLAG_ENABLE_HW_LOOPBACK;
126
127 mutex_lock(&priv->mdev->state_lock);
128 if ((priv->mdev->dev->caps.flags2 &
129 MLX4_DEV_CAP_FLAG2_UPDATE_QP_SRC_CHECK_LB) &&
130 priv->rss_map.indir_qp && priv->rss_map.indir_qp->qpn) {
131 int i;
132 int err = 0;
133 int loopback = !!(features & NETIF_F_LOOPBACK);
134
135 for (i = 0; i < priv->rx_ring_num; i++) {
136 int ret;
137
138 ret = mlx4_en_change_mcast_lb(priv,
139 &priv->rss_map.qps[i],
140 loopback);
141 if (!err)
142 err = ret;
143 }
144 if (err)
145 mlx4_warn(priv->mdev, "failed to change mcast loopback\n");
146 }
147 mutex_unlock(&priv->mdev->state_lock);
148}
149
150static void mlx4_en_get_profile(struct mlx4_en_dev *mdev)
151{
152 struct mlx4_en_profile *params = &mdev->profile;
153 int i;
154
155 params->udp_rss = udp_rss;
156 params->max_num_tx_rings_p_up = mlx4_low_memory_profile() ?
157 MLX4_EN_MIN_TX_RING_P_UP :
158 min_t(int, num_online_cpus(), MLX4_EN_MAX_TX_RING_P_UP);
159
160 if (params->udp_rss && !(mdev->dev->caps.flags
161 & MLX4_DEV_CAP_FLAG_UDP_RSS)) {
162 mlx4_warn(mdev, "UDP RSS is not supported on this device\n");
163 params->udp_rss = 0;
164 }
165 for (i = 1; i <= MLX4_MAX_PORTS; i++) {
166 params->prof[i].rx_pause = !(pfcrx || pfctx);
167 params->prof[i].rx_ppp = pfcrx;
168 params->prof[i].tx_pause = !(pfcrx || pfctx);
169 params->prof[i].tx_ppp = pfctx;
170 if (mlx4_low_memory_profile()) {
171 params->prof[i].tx_ring_size = MLX4_EN_MIN_TX_SIZE;
172 params->prof[i].rx_ring_size = MLX4_EN_MIN_RX_SIZE;
173 } else {
174 params->prof[i].tx_ring_size = MLX4_EN_DEF_TX_RING_SIZE;
175 params->prof[i].rx_ring_size = MLX4_EN_DEF_RX_RING_SIZE;
176 }
177 params->prof[i].num_up = MLX4_EN_NUM_UP_LOW;
178 params->prof[i].num_tx_rings_p_up = params->max_num_tx_rings_p_up;
179 params->prof[i].tx_ring_num[TX] = params->max_num_tx_rings_p_up *
180 params->prof[i].num_up;
181 params->prof[i].rss_rings = 0;
182 params->prof[i].inline_thold = inline_thold;
183 }
184}
185
186static void *mlx4_en_get_netdev(struct mlx4_dev *dev, void *ctx, u8 port)
187{
188 struct mlx4_en_dev *endev = ctx;
189
190 return endev->pndev[port];
191}
192
193static void mlx4_en_event(struct mlx4_dev *dev, void *endev_ptr,
194 enum mlx4_dev_event event, unsigned long port)
195{
196 struct mlx4_en_dev *mdev = (struct mlx4_en_dev *) endev_ptr;
197 struct mlx4_en_priv *priv;
198
199 switch (event) {
200 case MLX4_DEV_EVENT_PORT_UP:
201 case MLX4_DEV_EVENT_PORT_DOWN:
202 if (!mdev->pndev[port])
203 return;
204 priv = netdev_priv(mdev->pndev[port]);
205
206
207 priv->link_state = event;
208 queue_work(mdev->workqueue, &priv->linkstate_task);
209 break;
210
211 case MLX4_DEV_EVENT_CATASTROPHIC_ERROR:
212 mlx4_err(mdev, "Internal error detected, restarting device\n");
213 break;
214
215 case MLX4_DEV_EVENT_SLAVE_INIT:
216 case MLX4_DEV_EVENT_SLAVE_SHUTDOWN:
217 break;
218 default:
219 if (port < 1 || port > dev->caps.num_ports ||
220 !mdev->pndev[port])
221 return;
222 mlx4_warn(mdev, "Unhandled event %d for port %d\n", event,
223 (int) port);
224 }
225}
226
227static void mlx4_en_remove(struct mlx4_dev *dev, void *endev_ptr)
228{
229 struct mlx4_en_dev *mdev = endev_ptr;
230 int i;
231
232 mutex_lock(&mdev->state_lock);
233 mdev->device_up = false;
234 mutex_unlock(&mdev->state_lock);
235
236 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH)
237 if (mdev->pndev[i])
238 mlx4_en_destroy_netdev(mdev->pndev[i]);
239
240 flush_workqueue(mdev->workqueue);
241 destroy_workqueue(mdev->workqueue);
242 (void) mlx4_mr_free(dev, &mdev->mr);
243 iounmap(mdev->uar_map);
244 mlx4_uar_free(dev, &mdev->priv_uar);
245 mlx4_pd_free(dev, mdev->priv_pdn);
246 if (mdev->nb.notifier_call)
247 unregister_netdevice_notifier_rh(&mdev->nb);
248 kfree(mdev);
249}
250
251static void mlx4_en_activate(struct mlx4_dev *dev, void *ctx)
252{
253 int i;
254 struct mlx4_en_dev *mdev = ctx;
255
256
257 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH) {
258 mlx4_info(mdev, "Activating port:%d\n", i);
259 if (mlx4_en_init_netdev(mdev, i, &mdev->profile.prof[i]))
260 mdev->pndev[i] = NULL;
261 }
262
263
264 mdev->nb.notifier_call = mlx4_en_netdev_event;
265 if (register_netdevice_notifier_rh(&mdev->nb)) {
266 mdev->nb.notifier_call = NULL;
267 mlx4_err(mdev, "Failed to create notifier\n");
268 }
269}
270
271static void *mlx4_en_add(struct mlx4_dev *dev)
272{
273 struct mlx4_en_dev *mdev;
274 int i;
275
276 printk_once(KERN_INFO "%s", mlx4_en_version);
277
278 mdev = kzalloc(sizeof(*mdev), GFP_KERNEL);
279 if (!mdev)
280 goto err_free_res;
281
282 if (mlx4_pd_alloc(dev, &mdev->priv_pdn))
283 goto err_free_dev;
284
285 if (mlx4_uar_alloc(dev, &mdev->priv_uar))
286 goto err_pd;
287
288 mdev->uar_map = ioremap((phys_addr_t) mdev->priv_uar.pfn << PAGE_SHIFT,
289 PAGE_SIZE);
290 if (!mdev->uar_map)
291 goto err_uar;
292 spin_lock_init(&mdev->uar_lock);
293
294 mdev->dev = dev;
295 mdev->dma_device = &dev->persist->pdev->dev;
296 mdev->pdev = dev->persist->pdev;
297 mdev->device_up = false;
298
299 mdev->LSO_support = !!(dev->caps.flags & (1 << 15));
300 if (!mdev->LSO_support)
301 mlx4_warn(mdev, "LSO not supported, please upgrade to later FW version to enable LSO\n");
302
303 if (mlx4_mr_alloc(mdev->dev, mdev->priv_pdn, 0, ~0ull,
304 MLX4_PERM_LOCAL_WRITE | MLX4_PERM_LOCAL_READ,
305 0, 0, &mdev->mr)) {
306 mlx4_err(mdev, "Failed allocating memory region\n");
307 goto err_map;
308 }
309 if (mlx4_mr_enable(mdev->dev, &mdev->mr)) {
310 mlx4_err(mdev, "Failed enabling memory region\n");
311 goto err_mr;
312 }
313
314
315 mlx4_en_get_profile(mdev);
316
317
318 mdev->port_cnt = 0;
319 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH)
320 mdev->port_cnt++;
321
322
323 mlx4_en_set_num_rx_rings(mdev);
324
325
326
327
328 mdev->workqueue = create_singlethread_workqueue("mlx4_en");
329 if (!mdev->workqueue)
330 goto err_mr;
331
332
333
334 mutex_init(&mdev->state_lock);
335 mdev->device_up = true;
336
337
338
339 return mdev;
340
341err_mr:
342 (void) mlx4_mr_free(dev, &mdev->mr);
343err_map:
344 if (mdev->uar_map)
345 iounmap(mdev->uar_map);
346err_uar:
347 mlx4_uar_free(dev, &mdev->priv_uar);
348err_pd:
349 mlx4_pd_free(dev, mdev->priv_pdn);
350err_free_dev:
351 kfree(mdev);
352err_free_res:
353 return NULL;
354}
355
356static struct mlx4_interface mlx4_en_interface = {
357 .add = mlx4_en_add,
358 .remove = mlx4_en_remove,
359 .event = mlx4_en_event,
360 .get_dev = mlx4_en_get_netdev,
361 .protocol = MLX4_PROT_ETH,
362 .activate = mlx4_en_activate,
363};
364
365static void mlx4_en_verify_params(void)
366{
367 if (pfctx > MAX_PFC_TX) {
368 pr_warn("mlx4_en: WARNING: illegal module parameter pfctx 0x%x - should be in range 0-0x%x, will be changed to default (0)\n",
369 pfctx, MAX_PFC_TX);
370 pfctx = 0;
371 }
372
373 if (pfcrx > MAX_PFC_RX) {
374 pr_warn("mlx4_en: WARNING: illegal module parameter pfcrx 0x%x - should be in range 0-0x%x, will be changed to default (0)\n",
375 pfcrx, MAX_PFC_RX);
376 pfcrx = 0;
377 }
378
379 if (inline_thold < MIN_PKT_LEN || inline_thold > MAX_INLINE) {
380 pr_warn("mlx4_en: WARNING: illegal module parameter inline_thold %d - should be in range %d-%d, will be changed to default (%d)\n",
381 inline_thold, MIN_PKT_LEN, MAX_INLINE, MAX_INLINE);
382 inline_thold = MAX_INLINE;
383 }
384}
385
386static int __init mlx4_en_init(void)
387{
388 mlx4_en_verify_params();
389 mlx4_en_init_ptys2ethtool_map();
390
391 return mlx4_register_interface(&mlx4_en_interface);
392}
393
394static void __exit mlx4_en_cleanup(void)
395{
396 mlx4_unregister_interface(&mlx4_en_interface);
397}
398
399module_init(mlx4_en_init);
400module_exit(mlx4_en_cleanup);
401
402
