/*
 * This file is part of the Chelsio T4 Ethernet driver for Linux.
 *
 * Copyright (c) 2009-2016 Chelsio Communications, Inc. All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * OpenIB.org BSD license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifndef _T4FW_INTERFACE_H_
#define _T4FW_INTERFACE_H_

enum fw_retval {
        FW_SUCCESS              = 0,    /* completed sucessfully */
        FW_EPERM                = 1,    /* operation not permitted */
        FW_ENOENT               = 2,    /* no such file or directory */
        FW_EIO                  = 5,    /* input/output error; hw bad */
        FW_ENOEXEC              = 8,    /* exec format error; inv microcode */
        FW_EAGAIN               = 11,   /* try again */
        FW_ENOMEM               = 12,   /* out of memory */
        FW_EFAULT               = 14,   /* bad address; fw bad */
        FW_EBUSY                = 16,   /* resource busy */
        FW_EEXIST               = 17,   /* file exists */
        FW_ENODEV               = 19,   /* no such device */
        FW_EINVAL               = 22,   /* invalid argument */
        FW_ENOSPC               = 28,   /* no space left on device */
        FW_ENOSYS               = 38,   /* functionality not implemented */
        FW_ENODATA              = 61,   /* no data available */
        FW_EPROTO               = 71,   /* protocol error */
        FW_EADDRINUSE           = 98,   /* address already in use */
        FW_EADDRNOTAVAIL        = 99,   /* cannot assigned requested address */
        FW_ENETDOWN             = 100,  /* network is down */
        FW_ENETUNREACH          = 101,  /* network is unreachable */
        FW_ENOBUFS              = 105,  /* no buffer space available */
        FW_ETIMEDOUT            = 110,  /* timeout */
        FW_EINPROGRESS          = 115,  /* fw internal */
        FW_SCSI_ABORT_REQUESTED = 128,  /* */
        FW_SCSI_ABORT_TIMEDOUT  = 129,  /* */
        FW_SCSI_ABORTED         = 130,  /* */
        FW_SCSI_CLOSE_REQUESTED = 131,  /* */
        FW_ERR_LINK_DOWN        = 132,  /* */
        FW_RDEV_NOT_READY       = 133,  /* */
        FW_ERR_RDEV_LOST        = 134,  /* */
        FW_ERR_RDEV_LOGO        = 135,  /* */
        FW_FCOE_NO_XCHG         = 136,  /* */
        FW_SCSI_RSP_ERR         = 137,  /* */
        FW_ERR_RDEV_IMPL_LOGO   = 138,  /* */
        FW_SCSI_UNDER_FLOW_ERR  = 139,  /* */
        FW_SCSI_OVER_FLOW_ERR   = 140,  /* */
        FW_SCSI_DDP_ERR         = 141,  /* DDP error*/
        FW_SCSI_TASK_ERR        = 142,  /* No SCSI tasks available */
};

#define FW_T4VF_SGE_BASE_ADDR      0x0000
#define FW_T4VF_MPS_BASE_ADDR      0x0100
#define FW_T4VF_PL_BASE_ADDR       0x0200
#define FW_T4VF_MBDATA_BASE_ADDR   0x0240
#define FW_T4VF_CIM_BASE_ADDR      0x0300

enum fw_wr_opcodes {
        FW_FILTER_WR                   = 0x02,
        FW_ULPTX_WR                    = 0x04,
        FW_TP_WR                       = 0x05,
        FW_ETH_TX_PKT_WR               = 0x08,
        FW_OFLD_CONNECTION_WR          = 0x2f,
        FW_FLOWC_WR                    = 0x0a,
        FW_OFLD_TX_DATA_WR             = 0x0b,
        FW_CMD_WR                      = 0x10,
        FW_ETH_TX_PKT_VM_WR            = 0x11,
        FW_RI_RES_WR                   = 0x0c,
        FW_RI_INIT_WR                  = 0x0d,
        FW_RI_RDMA_WRITE_WR            = 0x14,
        FW_RI_SEND_WR                  = 0x15,
        FW_RI_RDMA_READ_WR             = 0x16,
        FW_RI_RECV_WR                  = 0x17,
        FW_RI_BIND_MW_WR               = 0x18,
        FW_RI_FR_NSMR_WR               = 0x19,
        FW_RI_FR_NSMR_TPTE_WR          = 0x20,
        FW_RI_INV_LSTAG_WR             = 0x1a,
        FW_ISCSI_TX_DATA_WR            = 0x45,
        FW_PTP_TX_PKT_WR               = 0x46,
        FW_CRYPTO_LOOKASIDE_WR         = 0X6d,
        FW_LASTC2E_WR                  = 0x70
};

struct fw_wr_hdr {
        __be32 hi;
        __be32 lo;
};

/* work request opcode (hi) */
#define FW_WR_OP_S      24
#define FW_WR_OP_M      0xff
#define FW_WR_OP_V(x)   ((x) << FW_WR_OP_S)
#define FW_WR_OP_G(x)   (((x) >> FW_WR_OP_S) & FW_WR_OP_M)

/* atomic flag (hi) - firmware encapsulates CPLs in CPL_BARRIER */
#define FW_WR_ATOMIC_S          23
#define FW_WR_ATOMIC_V(x)       ((x) << FW_WR_ATOMIC_S)

/* flush flag (hi) - firmware flushes flushable work request buffered
 * in the flow context.
 */
#define FW_WR_FLUSH_S     22
#define FW_WR_FLUSH_V(x)  ((x) << FW_WR_FLUSH_S)

/* completion flag (hi) - firmware generates a cpl_fw6_ack */
#define FW_WR_COMPL_S     21
#define FW_WR_COMPL_V(x)  ((x) << FW_WR_COMPL_S)
#define FW_WR_COMPL_F     FW_WR_COMPL_V(1U)

/* work request immediate data length (hi) */
#define FW_WR_IMMDLEN_S 0
#define FW_WR_IMMDLEN_M 0xff
#define FW_WR_IMMDLEN_V(x)      ((x) << FW_WR_IMMDLEN_S)

/* egress queue status update to associated ingress queue entry (lo) */
#define FW_WR_EQUIQ_S           31
#define FW_WR_EQUIQ_V(x)        ((x) << FW_WR_EQUIQ_S)
#define FW_WR_EQUIQ_F           FW_WR_EQUIQ_V(1U)

/* egress queue status update to egress queue status entry (lo) */
#define FW_WR_EQUEQ_S           30
#define FW_WR_EQUEQ_V(x)        ((x) << FW_WR_EQUEQ_S)
#define FW_WR_EQUEQ_F           FW_WR_EQUEQ_V(1U)

/* flow context identifier (lo) */
#define FW_WR_FLOWID_S          8
#define FW_WR_FLOWID_V(x)       ((x) << FW_WR_FLOWID_S)

/* length in units of 16-bytes (lo) */
#define FW_WR_LEN16_S           0
#define FW_WR_LEN16_V(x)        ((x) << FW_WR_LEN16_S)

#define HW_TPL_FR_MT_PR_IV_P_FC         0X32B
#define HW_TPL_FR_MT_PR_OV_P_FC         0X327

/* filter wr reply code in cookie in CPL_SET_TCB_RPL */
enum fw_filter_wr_cookie {
        FW_FILTER_WR_SUCCESS,
        FW_FILTER_WR_FLT_ADDED,
        FW_FILTER_WR_FLT_DELETED,
        FW_FILTER_WR_SMT_TBL_FULL,
        FW_FILTER_WR_EINVAL,
};

struct fw_filter_wr {
        __be32 op_pkd;
        __be32 len16_pkd;
        __be64 r3;
        __be32 tid_to_iq;
        __be32 del_filter_to_l2tix;
        __be16 ethtype;
        __be16 ethtypem;
        __u8   frag_to_ovlan_vldm;
        __u8   smac_sel;
        __be16 rx_chan_rx_rpl_iq;
        __be32 maci_to_matchtypem;
        __u8   ptcl;
        __u8   ptclm;
        __u8   ttyp;
        __u8   ttypm;
        __be16 ivlan;
        __be16 ivlanm;
        __be16 ovlan;
        __be16 ovlanm;
        __u8   lip[16];
        __u8   lipm[16];
        __u8   fip[16];
        __u8   fipm[16];
        __be16 lp;
        __be16 lpm;
        __be16 fp;
        __be16 fpm;
        __be16 r7;
        __u8   sma[6];
};

#define FW_FILTER_WR_TID_S      12
#define FW_FILTER_WR_TID_M      0xfffff
#define FW_FILTER_WR_TID_V(x)   ((x) << FW_FILTER_WR_TID_S)
#define FW_FILTER_WR_TID_G(x)   \
        (((x) >> FW_FILTER_WR_TID_S) & FW_FILTER_WR_TID_M)

#define FW_FILTER_WR_RQTYPE_S           11
#define FW_FILTER_WR_RQTYPE_M           0x1
#define FW_FILTER_WR_RQTYPE_V(x)        ((x) << FW_FILTER_WR_RQTYPE_S)
#define FW_FILTER_WR_RQTYPE_G(x)        \
        (((x) >> FW_FILTER_WR_RQTYPE_S) & FW_FILTER_WR_RQTYPE_M)
#define FW_FILTER_WR_RQTYPE_F   FW_FILTER_WR_RQTYPE_V(1U)

#define FW_FILTER_WR_NOREPLY_S          10
#define FW_FILTER_WR_NOREPLY_M          0x1
#define FW_FILTER_WR_NOREPLY_V(x)       ((x) << FW_FILTER_WR_NOREPLY_S)
#define FW_FILTER_WR_NOREPLY_G(x)       \
        (((x) >> FW_FILTER_WR_NOREPLY_S) & FW_FILTER_WR_NOREPLY_M)
#define FW_FILTER_WR_NOREPLY_F  FW_FILTER_WR_NOREPLY_V(1U)

#define FW_FILTER_WR_IQ_S       0
#define FW_FILTER_WR_IQ_M       0x3ff
#define FW_FILTER_WR_IQ_V(x)    ((x) << FW_FILTER_WR_IQ_S)
#define FW_FILTER_WR_IQ_G(x)    \
        (((x) >> FW_FILTER_WR_IQ_S) & FW_FILTER_WR_IQ_M)

#define FW_FILTER_WR_DEL_FILTER_S       31
#define FW_FILTER_WR_DEL_FILTER_M       0x1
#define FW_FILTER_WR_DEL_FILTER_V(x)    ((x) << FW_FILTER_WR_DEL_FILTER_S)
#define FW_FILTER_WR_DEL_FILTER_G(x)    \
        (((x) >> FW_FILTER_WR_DEL_FILTER_S) & FW_FILTER_WR_DEL_FILTER_M)
#define FW_FILTER_WR_DEL_FILTER_F       FW_FILTER_WR_DEL_FILTER_V(1U)

#define FW_FILTER_WR_RPTTID_S           25
#define FW_FILTER_WR_RPTTID_M           0x1
#define FW_FILTER_WR_RPTTID_V(x)        ((x) << FW_FILTER_WR_RPTTID_S)
#define FW_FILTER_WR_RPTTID_G(x)        \
        (((x) >> FW_FILTER_WR_RPTTID_S) & FW_FILTER_WR_RPTTID_M)
#define FW_FILTER_WR_RPTTID_F   FW_FILTER_WR_RPTTID_V(1U)

#define FW_FILTER_WR_DROP_S     24
#define FW_FILTER_WR_DROP_M     0x1
#define FW_FILTER_WR_DROP_V(x)  ((x) << FW_FILTER_WR_DROP_S)
#define FW_FILTER_WR_DROP_G(x)  \
        (((x) >> FW_FILTER_WR_DROP_S) & FW_FILTER_WR_DROP_M)
#define FW_FILTER_WR_DROP_F     FW_FILTER_WR_DROP_V(1U)

#define FW_FILTER_WR_DIRSTEER_S         23
#define FW_FILTER_WR_DIRSTEER_M         0x1
#define FW_FILTER_WR_DIRSTEER_V(x)      ((x) << FW_FILTER_WR_DIRSTEER_S)
#define FW_FILTER_WR_DIRSTEER_G(x)      \
        (((x) >> FW_FILTER_WR_DIRSTEER_S) & FW_FILTER_WR_DIRSTEER_M)
#define FW_FILTER_WR_DIRSTEER_F FW_FILTER_WR_DIRSTEER_V(1U)

#define FW_FILTER_WR_MASKHASH_S         22
#define FW_FILTER_WR_MASKHASH_M         0x1
#define FW_FILTER_WR_MASKHASH_V(x)      ((x) << FW_FILTER_WR_MASKHASH_S)
#define FW_FILTER_WR_MASKHASH_G(x)      \
        (((x) >> FW_FILTER_WR_MASKHASH_S) & FW_FILTER_WR_MASKHASH_M)
#define FW_FILTER_WR_MASKHASH_F FW_FILTER_WR_MASKHASH_V(1U)

#define FW_FILTER_WR_DIRSTEERHASH_S     21
#define FW_FILTER_WR_DIRSTEERHASH_M     0x1
#define FW_FILTER_WR_DIRSTEERHASH_V(x)  ((x) << FW_FILTER_WR_DIRSTEERHASH_S)
#define FW_FILTER_WR_DIRSTEERHASH_G(x)  \
        (((x) >> FW_FILTER_WR_DIRSTEERHASH_S) & FW_FILTER_WR_DIRSTEERHASH_M)
#define FW_FILTER_WR_DIRSTEERHASH_F     FW_FILTER_WR_DIRSTEERHASH_V(1U)

#define FW_FILTER_WR_LPBK_S     20
#define FW_FILTER_WR_LPBK_M     0x1
#define FW_FILTER_WR_LPBK_V(x)  ((x) << FW_FILTER_WR_LPBK_S)
#define FW_FILTER_WR_LPBK_G(x)  \
        (((x) >> FW_FILTER_WR_LPBK_S) & FW_FILTER_WR_LPBK_M)
#define FW_FILTER_WR_LPBK_F     FW_FILTER_WR_LPBK_V(1U)

#define FW_FILTER_WR_DMAC_S     19
#define FW_FILTER_WR_DMAC_M     0x1
#define FW_FILTER_WR_DMAC_V(x)  ((x) << FW_FILTER_WR_DMAC_S)
#define FW_FILTER_WR_DMAC_G(x)  \
        (((x) >> FW_FILTER_WR_DMAC_S) & FW_FILTER_WR_DMAC_M)
#define FW_FILTER_WR_DMAC_F     FW_FILTER_WR_DMAC_V(1U)

#define FW_FILTER_WR_SMAC_S     18
#define FW_FILTER_WR_SMAC_M     0x1
#define FW_FILTER_WR_SMAC_V(x)  ((x) << FW_FILTER_WR_SMAC_S)
#define FW_FILTER_WR_SMAC_G(x)  \
        (((x) >> FW_FILTER_WR_SMAC_S) & FW_FILTER_WR_SMAC_M)
#define FW_FILTER_WR_SMAC_F     FW_FILTER_WR_SMAC_V(1U)

#define FW_FILTER_WR_INSVLAN_S          17
#define FW_FILTER_WR_INSVLAN_M          0x1
#define FW_FILTER_WR_INSVLAN_V(x)       ((x) << FW_FILTER_WR_INSVLAN_S)
#define FW_FILTER_WR_INSVLAN_G(x)       \
        (((x) >> FW_FILTER_WR_INSVLAN_S) & FW_FILTER_WR_INSVLAN_M)
#define FW_FILTER_WR_INSVLAN_F  FW_FILTER_WR_INSVLAN_V(1U)

#define FW_FILTER_WR_RMVLAN_S           16
#define FW_FILTER_WR_RMVLAN_M           0x1
#define FW_FILTER_WR_RMVLAN_V(x)        ((x) << FW_FILTER_WR_RMVLAN_S)
#define FW_FILTER_WR_RMVLAN_G(x)        \
        (((x) >> FW_FILTER_WR_RMVLAN_S) & FW_FILTER_WR_RMVLAN_M)
#define FW_FILTER_WR_RMVLAN_F   FW_FILTER_WR_RMVLAN_V(1U)

#define FW_FILTER_WR_HITCNTS_S          15
#define FW_FILTER_WR_HITCNTS_M          0x1
#define FW_FILTER_WR_HITCNTS_V(x)       ((x) << FW_FILTER_WR_HITCNTS_S)
#define FW_FILTER_WR_HITCNTS_G(x)       \
        (((x) >> FW_FILTER_WR_HITCNTS_S) & FW_FILTER_WR_HITCNTS_M)
#define FW_FILTER_WR_HITCNTS_F  FW_FILTER_WR_HITCNTS_V(1U)

#define FW_FILTER_WR_TXCHAN_S           13
#define FW_FILTER_WR_TXCHAN_M           0x3
#define FW_FILTER_WR_TXCHAN_V(x)        ((x) << FW_FILTER_WR_TXCHAN_S)
#define FW_FILTER_WR_TXCHAN_G(x)        \
        (((x) >> FW_FILTER_WR_TXCHAN_S) & FW_FILTER_WR_TXCHAN_M)

#define FW_FILTER_WR_PRIO_S     12
#define FW_FILTER_WR_PRIO_M     0x1
#define FW_FILTER_WR_PRIO_V(x)  ((x) << FW_FILTER_WR_PRIO_S)
#define FW_FILTER_WR_PRIO_G(x)  \
        (((x) >> FW_FILTER_WR_PRIO_S) & FW_FILTER_WR_PRIO_M)
#define FW_FILTER_WR_PRIO_F     FW_FILTER_WR_PRIO_V(1U)

#define FW_FILTER_WR_L2TIX_S    0
#define FW_FILTER_WR_L2TIX_M    0xfff
#define FW_FILTER_WR_L2TIX_V(x) ((x) << FW_FILTER_WR_L2TIX_S)
#define FW_FILTER_WR_L2TIX_G(x) \
        (((x) >> FW_FILTER_WR_L2TIX_S) & FW_FILTER_WR_L2TIX_M)

#define FW_FILTER_WR_FRAG_S     7
#define FW_FILTER_WR_FRAG_M     0x1
#define FW_FILTER_WR_FRAG_V(x)  ((x) << FW_FILTER_WR_FRAG_S)
#define FW_FILTER_WR_FRAG_G(x)  \
        (((x) >> FW_FILTER_WR_FRAG_S) & FW_FILTER_WR_FRAG_M)
#define FW_FILTER_WR_FRAG_F     FW_FILTER_WR_FRAG_V(1U)

#define FW_FILTER_WR_FRAGM_S    6
#define FW_FILTER_WR_FRAGM_M    0x1
#define FW_FILTER_WR_FRAGM_V(x) ((x) << FW_FILTER_WR_FRAGM_S)
#define FW_FILTER_WR_FRAGM_G(x) \
        (((x) >> FW_FILTER_WR_FRAGM_S) & FW_FILTER_WR_FRAGM_M)
#define FW_FILTER_WR_FRAGM_F    FW_FILTER_WR_FRAGM_V(1U)

#define FW_FILTER_WR_IVLAN_VLD_S        5
#define FW_FILTER_WR_IVLAN_VLD_M        0x1
#define FW_FILTER_WR_IVLAN_VLD_V(x)     ((x) << FW_FILTER_WR_IVLAN_VLD_S)
#define FW_FILTER_WR_IVLAN_VLD_G(x)     \
        (((x) >> FW_FILTER_WR_IVLAN_VLD_S) & FW_FILTER_WR_IVLAN_VLD_M)
#define FW_FILTER_WR_IVLAN_VLD_F        FW_FILTER_WR_IVLAN_VLD_V(1U)

#define FW_FILTER_WR_OVLAN_VLD_S        4
#define FW_FILTER_WR_OVLAN_VLD_M        0x1
#define FW_FILTER_WR_OVLAN_VLD_V(x)     ((x) << FW_FILTER_WR_OVLAN_VLD_S)
#define FW_FILTER_WR_OVLAN_VLD_G(x)     \
        (((x) >> FW_FILTER_WR_OVLAN_VLD_S) & FW_FILTER_WR_OVLAN_VLD_M)
#define FW_FILTER_WR_OVLAN_VLD_F        FW_FILTER_WR_OVLAN_VLD_V(1U)

#define FW_FILTER_WR_IVLAN_VLDM_S       3
#define FW_FILTER_WR_IVLAN_VLDM_M       0x1
#define FW_FILTER_WR_IVLAN_VLDM_V(x)    ((x) << FW_FILTER_WR_IVLAN_VLDM_S)
#define FW_FILTER_WR_IVLAN_VLDM_G(x)    \
        (((x) >> FW_FILTER_WR_IVLAN_VLDM_S) & FW_FILTER_WR_IVLAN_VLDM_M)
#define FW_FILTER_WR_IVLAN_VLDM_F       FW_FILTER_WR_IVLAN_VLDM_V(1U)

#define FW_FILTER_WR_OVLAN_VLDM_S       2
#define FW_FILTER_WR_OVLAN_VLDM_M       0x1
#define FW_FILTER_WR_OVLAN_VLDM_V(x)    ((x) << FW_FILTER_WR_OVLAN_VLDM_S)
#define FW_FILTER_WR_OVLAN_VLDM_G(x)    \
        (((x) >> FW_FILTER_WR_OVLAN_VLDM_S) & FW_FILTER_WR_OVLAN_VLDM_M)
#define FW_FILTER_WR_OVLAN_VLDM_F       FW_FILTER_WR_OVLAN_VLDM_V(1U)

#define FW_FILTER_WR_RX_CHAN_S          15
#define FW_FILTER_WR_RX_CHAN_M          0x1
#define FW_FILTER_WR_RX_CHAN_V(x)       ((x) << FW_FILTER_WR_RX_CHAN_S)
#define FW_FILTER_WR_RX_CHAN_G(x)       \
        (((x) >> FW_FILTER_WR_RX_CHAN_S) & FW_FILTER_WR_RX_CHAN_M)
#define FW_FILTER_WR_RX_CHAN_F  FW_FILTER_WR_RX_CHAN_V(1U)

#define FW_FILTER_WR_RX_RPL_IQ_S        0
#define FW_FILTER_WR_RX_RPL_IQ_M        0x3ff
#define FW_FILTER_WR_RX_RPL_IQ_V(x)     ((x) << FW_FILTER_WR_RX_RPL_IQ_S)
#define FW_FILTER_WR_RX_RPL_IQ_G(x)     \
        (((x) >> FW_FILTER_WR_RX_RPL_IQ_S) & FW_FILTER_WR_RX_RPL_IQ_M)

#define FW_FILTER_WR_MACI_S     23
#define FW_FILTER_WR_MACI_M     0x1ff
#define FW_FILTER_WR_MACI_V(x)  ((x) << FW_FILTER_WR_MACI_S)
#define FW_FILTER_WR_MACI_G(x)  \
        (((x) >> FW_FILTER_WR_MACI_S) & FW_FILTER_WR_MACI_M)

#define FW_FILTER_WR_MACIM_S    14
#define FW_FILTER_WR_MACIM_M    0x1ff
#define FW_FILTER_WR_MACIM_V(x) ((x) << FW_FILTER_WR_MACIM_S)
#define FW_FILTER_WR_MACIM_G(x) \
        (((x) >> FW_FILTER_WR_MACIM_S) & FW_FILTER_WR_MACIM_M)

#define FW_FILTER_WR_FCOE_S     13
#define FW_FILTER_WR_FCOE_M     0x1
#define FW_FILTER_WR_FCOE_V(x)  ((x) << FW_FILTER_WR_FCOE_S)
#define FW_FILTER_WR_FCOE_G(x)  \
        (((x) >> FW_FILTER_WR_FCOE_S) & FW_FILTER_WR_FCOE_M)
#define FW_FILTER_WR_FCOE_F     FW_FILTER_WR_FCOE_V(1U)

#define FW_FILTER_WR_FCOEM_S    12
#define FW_FILTER_WR_FCOEM_M    0x1
#define FW_FILTER_WR_FCOEM_V(x) ((x) << FW_FILTER_WR_FCOEM_S)
#define FW_FILTER_WR_FCOEM_G(x) \
        (((x) >> FW_FILTER_WR_FCOEM_S) & FW_FILTER_WR_FCOEM_M)
#define FW_FILTER_WR_FCOEM_F    FW_FILTER_WR_FCOEM_V(1U)

#define FW_FILTER_WR_PORT_S     9
#define FW_FILTER_WR_PORT_M     0x7
#define FW_FILTER_WR_PORT_V(x)  ((x) << FW_FILTER_WR_PORT_S)
#define FW_FILTER_WR_PORT_G(x)  \
        (((x) >> FW_FILTER_WR_PORT_S) & FW_FILTER_WR_PORT_M)

#define FW_FILTER_WR_PORTM_S    6
#define FW_FILTER_WR_PORTM_M    0x7
#define FW_FILTER_WR_PORTM_V(x) ((x) << FW_FILTER_WR_PORTM_S)
#define FW_FILTER_WR_PORTM_G(x) \
        (((x) >> FW_FILTER_WR_PORTM_S) & FW_FILTER_WR_PORTM_M)

#define FW_FILTER_WR_MATCHTYPE_S        3
#define FW_FILTER_WR_MATCHTYPE_M        0x7
#define FW_FILTER_WR_MATCHTYPE_V(x)     ((x) << FW_FILTER_WR_MATCHTYPE_S)
#define FW_FILTER_WR_MATCHTYPE_G(x)     \
        (((x) >> FW_FILTER_WR_MATCHTYPE_S) & FW_FILTER_WR_MATCHTYPE_M)

#define FW_FILTER_WR_MATCHTYPEM_S       0
#define FW_FILTER_WR_MATCHTYPEM_M       0x7
#define FW_FILTER_WR_MATCHTYPEM_V(x)    ((x) << FW_FILTER_WR_MATCHTYPEM_S)
#define FW_FILTER_WR_MATCHTYPEM_G(x)    \
        (((x) >> FW_FILTER_WR_MATCHTYPEM_S) & FW_FILTER_WR_MATCHTYPEM_M)

struct fw_ulptx_wr {
        __be32 op_to_compl;
        __be32 flowid_len16;
        u64 cookie;
};

struct fw_tp_wr {
        __be32 op_to_immdlen;
        __be32 flowid_len16;
        u64 cookie;
};

struct fw_eth_tx_pkt_wr {
        __be32 op_immdlen;
        __be32 equiq_to_len16;
        __be64 r3;
};

struct fw_ofld_connection_wr {
        __be32 op_compl;
        __be32 len16_pkd;
        __u64  cookie;
        __be64 r2;
        __be64 r3;
        struct fw_ofld_connection_le {
                __be32 version_cpl;
                __be32 filter;
                __be32 r1;
                __be16 lport;
                __be16 pport;
                union fw_ofld_connection_leip {
                        struct fw_ofld_connection_le_ipv4 {
                                __be32 pip;
                                __be32 lip;
                                __be64 r0;
                                __be64 r1;
                                __be64 r2;
                        } ipv4;
                        struct fw_ofld_connection_le_ipv6 {
                                __be64 pip_hi;
                                __be64 pip_lo;
                                __be64 lip_hi;
                                __be64 lip_lo;
                        } ipv6;
                } u;
        } le;
        struct fw_ofld_connection_tcb {
                __be32 t_state_to_astid;
                __be16 cplrxdataack_cplpassacceptrpl;
                __be16 rcv_adv;
                __be32 rcv_nxt;
                __be32 tx_max;
                __be64 opt0;
                __be32 opt2;
                __be32 r1;
                __be64 r2;
                __be64 r3;
        } tcb;
};

#define FW_OFLD_CONNECTION_WR_VERSION_S                31
#define FW_OFLD_CONNECTION_WR_VERSION_M                0x1
#define FW_OFLD_CONNECTION_WR_VERSION_V(x)     \
        ((x) << FW_OFLD_CONNECTION_WR_VERSION_S)
#define FW_OFLD_CONNECTION_WR_VERSION_G(x)     \
        (((x) >> FW_OFLD_CONNECTION_WR_VERSION_S) & \
        FW_OFLD_CONNECTION_WR_VERSION_M)
#define FW_OFLD_CONNECTION_WR_VERSION_F        \
        FW_OFLD_CONNECTION_WR_VERSION_V(1U)

#define FW_OFLD_CONNECTION_WR_CPL_S    30
#define FW_OFLD_CONNECTION_WR_CPL_M    0x1
#define FW_OFLD_CONNECTION_WR_CPL_V(x) ((x) << FW_OFLD_CONNECTION_WR_CPL_S)
#define FW_OFLD_CONNECTION_WR_CPL_G(x) \
        (((x) >> FW_OFLD_CONNECTION_WR_CPL_S) & FW_OFLD_CONNECTION_WR_CPL_M)
#define FW_OFLD_CONNECTION_WR_CPL_F    FW_OFLD_CONNECTION_WR_CPL_V(1U)

#define FW_OFLD_CONNECTION_WR_T_STATE_S                28
#define FW_OFLD_CONNECTION_WR_T_STATE_M                0xf
#define FW_OFLD_CONNECTION_WR_T_STATE_V(x)     \
        ((x) << FW_OFLD_CONNECTION_WR_T_STATE_S)
#define FW_OFLD_CONNECTION_WR_T_STATE_G(x)     \
        (((x) >> FW_OFLD_CONNECTION_WR_T_STATE_S) & \
        FW_OFLD_CONNECTION_WR_T_STATE_M)

#define FW_OFLD_CONNECTION_WR_RCV_SCALE_S      24
#define FW_OFLD_CONNECTION_WR_RCV_SCALE_M      0xf
#define FW_OFLD_CONNECTION_WR_RCV_SCALE_V(x)   \
        ((x) << FW_OFLD_CONNECTION_WR_RCV_SCALE_S)
#define FW_OFLD_CONNECTION_WR_RCV_SCALE_G(x)   \
        (((x) >> FW_OFLD_CONNECTION_WR_RCV_SCALE_S) & \
        FW_OFLD_CONNECTION_WR_RCV_SCALE_M)

#define FW_OFLD_CONNECTION_WR_ASTID_S          0
#define FW_OFLD_CONNECTION_WR_ASTID_M          0xffffff
#define FW_OFLD_CONNECTION_WR_ASTID_V(x)       \
        ((x) << FW_OFLD_CONNECTION_WR_ASTID_S)
#define FW_OFLD_CONNECTION_WR_ASTID_G(x)       \
        (((x) >> FW_OFLD_CONNECTION_WR_ASTID_S) & FW_OFLD_CONNECTION_WR_ASTID_M)

#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S   15
#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_M   0x1
#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_V(x)        \
        ((x) << FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S)
#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_G(x)        \
        (((x) >> FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S) & \
        FW_OFLD_CONNECTION_WR_CPLRXDATAACK_M)
#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_F   \
        FW_OFLD_CONNECTION_WR_CPLRXDATAACK_V(1U)

#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S       14
#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_M       0x1
#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_V(x)    \
        ((x) << FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S)
#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_G(x)    \
        (((x) >> FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S) & \
        FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_M)
#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_F       \
        FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_V(1U)

enum fw_flowc_mnem {
        FW_FLOWC_MNEM_PFNVFN,           /* PFN [15:8] VFN [7:0] */
        FW_FLOWC_MNEM_CH,
        FW_FLOWC_MNEM_PORT,
        FW_FLOWC_MNEM_IQID,
        FW_FLOWC_MNEM_SNDNXT,
        FW_FLOWC_MNEM_RCVNXT,
        FW_FLOWC_MNEM_SNDBUF,
        FW_FLOWC_MNEM_MSS,
        FW_FLOWC_MNEM_TXDATAPLEN_MAX,
        FW_FLOWC_MNEM_TCPSTATE,
        FW_FLOWC_MNEM_EOSTATE,
        FW_FLOWC_MNEM_SCHEDCLASS,
        FW_FLOWC_MNEM_DCBPRIO,
        FW_FLOWC_MNEM_SND_SCALE,
        FW_FLOWC_MNEM_RCV_SCALE,
};

struct fw_flowc_mnemval {
        u8 mnemonic;
        u8 r4[3];
        __be32 val;
};

struct fw_flowc_wr {
        __be32 op_to_nparams;
        __be32 flowid_len16;
        struct fw_flowc_mnemval mnemval[0];
};

#define FW_FLOWC_WR_NPARAMS_S           0
#define FW_FLOWC_WR_NPARAMS_V(x)        ((x) << FW_FLOWC_WR_NPARAMS_S)

struct fw_ofld_tx_data_wr {
        __be32 op_to_immdlen;
        __be32 flowid_len16;
        __be32 plen;
        __be32 tunnel_to_proxy;
};

#define FW_OFLD_TX_DATA_WR_TUNNEL_S     19
#define FW_OFLD_TX_DATA_WR_TUNNEL_V(x)  ((x) << FW_OFLD_TX_DATA_WR_TUNNEL_S)

#define FW_OFLD_TX_DATA_WR_SAVE_S       18
#define FW_OFLD_TX_DATA_WR_SAVE_V(x)    ((x) << FW_OFLD_TX_DATA_WR_SAVE_S)

#define FW_OFLD_TX_DATA_WR_FLUSH_S      17
#define FW_OFLD_TX_DATA_WR_FLUSH_V(x)   ((x) << FW_OFLD_TX_DATA_WR_FLUSH_S)
#define FW_OFLD_TX_DATA_WR_FLUSH_F      FW_OFLD_TX_DATA_WR_FLUSH_V(1U)

#define FW_OFLD_TX_DATA_WR_URGENT_S     16
#define FW_OFLD_TX_DATA_WR_URGENT_V(x)  ((x) << FW_OFLD_TX_DATA_WR_URGENT_S)

#define FW_OFLD_TX_DATA_WR_MORE_S       15
#define FW_OFLD_TX_DATA_WR_MORE_V(x)    ((x) << FW_OFLD_TX_DATA_WR_MORE_S)

#define FW_OFLD_TX_DATA_WR_SHOVE_S      14
#define FW_OFLD_TX_DATA_WR_SHOVE_V(x)   ((x) << FW_OFLD_TX_DATA_WR_SHOVE_S)
#define FW_OFLD_TX_DATA_WR_SHOVE_F      FW_OFLD_TX_DATA_WR_SHOVE_V(1U)

#define FW_OFLD_TX_DATA_WR_ULPMODE_S    10
#define FW_OFLD_TX_DATA_WR_ULPMODE_V(x) ((x) << FW_OFLD_TX_DATA_WR_ULPMODE_S)

#define FW_OFLD_TX_DATA_WR_ULPSUBMODE_S         6
#define FW_OFLD_TX_DATA_WR_ULPSUBMODE_V(x)      \
        ((x) << FW_OFLD_TX_DATA_WR_ULPSUBMODE_S)

struct fw_cmd_wr {
        __be32 op_dma;
        __be32 len16_pkd;
        __be64 cookie_daddr;
};

#define FW_CMD_WR_DMA_S         17
#define FW_CMD_WR_DMA_V(x)      ((x) << FW_CMD_WR_DMA_S)

struct fw_eth_tx_pkt_vm_wr {
        __be32 op_immdlen;
        __be32 equiq_to_len16;
        __be32 r3[2];
        u8 ethmacdst[6];
        u8 ethmacsrc[6];
        __be16 ethtype;
        __be16 vlantci;
};

#define FW_CMD_MAX_TIMEOUT 10000

/*
 * If a host driver does a HELLO and discovers that there's already a MASTER
 * selected, we may have to wait for that MASTER to finish issuing RESET,
 * configuration and INITIALIZE commands.  Also, there's a possibility that
 * our own HELLO may get lost if it happens right as the MASTER is issuign a
 * RESET command, so we need to be willing to make a few retries of our HELLO.
 */
#define FW_CMD_HELLO_TIMEOUT    (3 * FW_CMD_MAX_TIMEOUT)
#define FW_CMD_HELLO_RETRIES    3


enum fw_cmd_opcodes {
        FW_LDST_CMD                    = 0x01,
        FW_RESET_CMD                   = 0x03,
        FW_HELLO_CMD                   = 0x04,
        FW_BYE_CMD                     = 0x05,
        FW_INITIALIZE_CMD              = 0x06,
        FW_CAPS_CONFIG_CMD             = 0x07,
        FW_PARAMS_CMD                  = 0x08,
        FW_PFVF_CMD                    = 0x09,
        FW_IQ_CMD                      = 0x10,
        FW_EQ_MNGT_CMD                 = 0x11,
        FW_EQ_ETH_CMD                  = 0x12,
        FW_EQ_CTRL_CMD                 = 0x13,
        FW_EQ_OFLD_CMD                 = 0x21,
        FW_VI_CMD                      = 0x14,
        FW_VI_MAC_CMD                  = 0x15,
        FW_VI_RXMODE_CMD               = 0x16,
        FW_VI_ENABLE_CMD               = 0x17,
        FW_ACL_MAC_CMD                 = 0x18,
        FW_ACL_VLAN_CMD                = 0x19,
        FW_VI_STATS_CMD                = 0x1a,
        FW_PORT_CMD                    = 0x1b,
        FW_PORT_STATS_CMD              = 0x1c,
        FW_PORT_LB_STATS_CMD           = 0x1d,
        FW_PORT_TRACE_CMD              = 0x1e,
        FW_PORT_TRACE_MMAP_CMD         = 0x1f,
        FW_RSS_IND_TBL_CMD             = 0x20,
        FW_RSS_GLB_CONFIG_CMD          = 0x22,
        FW_RSS_VI_CONFIG_CMD           = 0x23,
        FW_SCHED_CMD                   = 0x24,
        FW_DEVLOG_CMD                  = 0x25,
        FW_CLIP_CMD                    = 0x28,
        FW_PTP_CMD                     = 0x3e,
        FW_LASTC2E_CMD                 = 0x40,
        FW_ERROR_CMD                   = 0x80,
        FW_DEBUG_CMD                   = 0x81,
};

enum fw_cmd_cap {
        FW_CMD_CAP_PF                  = 0x01,
        FW_CMD_CAP_DMAQ                = 0x02,
        FW_CMD_CAP_PORT                = 0x04,
        FW_CMD_CAP_PORTPROMISC         = 0x08,
        FW_CMD_CAP_PORTSTATS           = 0x10,
        FW_CMD_CAP_VF                  = 0x80,
};

/*
 * Generic command header flit0
 */
struct fw_cmd_hdr {
        __be32 hi;
        __be32 lo;
};

#define FW_CMD_OP_S             24
#define FW_CMD_OP_M             0xff
#define FW_CMD_OP_V(x)          ((x) << FW_CMD_OP_S)
#define FW_CMD_OP_G(x)          (((x) >> FW_CMD_OP_S) & FW_CMD_OP_M)

#define FW_CMD_REQUEST_S        23
#define FW_CMD_REQUEST_V(x)     ((x) << FW_CMD_REQUEST_S)
#define FW_CMD_REQUEST_F        FW_CMD_REQUEST_V(1U)

#define FW_CMD_READ_S           22
#define FW_CMD_READ_V(x)        ((x) << FW_CMD_READ_S)
#define FW_CMD_READ_F           FW_CMD_READ_V(1U)

#define FW_CMD_WRITE_S          21
#define FW_CMD_WRITE_V(x)       ((x) << FW_CMD_WRITE_S)
#define FW_CMD_WRITE_F          FW_CMD_WRITE_V(1U)

#define FW_CMD_EXEC_S           20
#define FW_CMD_EXEC_V(x)        ((x) << FW_CMD_EXEC_S)
#define FW_CMD_EXEC_F           FW_CMD_EXEC_V(1U)

#define FW_CMD_RAMASK_S         20
#define FW_CMD_RAMASK_V(x)      ((x) << FW_CMD_RAMASK_S)

#define FW_CMD_RETVAL_S         8
#define FW_CMD_RETVAL_M         0xff
#define FW_CMD_RETVAL_V(x)      ((x) << FW_CMD_RETVAL_S)
#define FW_CMD_RETVAL_G(x)      (((x) >> FW_CMD_RETVAL_S) & FW_CMD_RETVAL_M)

#define FW_CMD_LEN16_S          0
#define FW_CMD_LEN16_V(x)       ((x) << FW_CMD_LEN16_S)

#define FW_LEN16(fw_struct)     FW_CMD_LEN16_V(sizeof(fw_struct) / 16)

enum fw_ldst_addrspc {
        FW_LDST_ADDRSPC_FIRMWARE  = 0x0001,
        FW_LDST_ADDRSPC_SGE_EGRC  = 0x0008,
        FW_LDST_ADDRSPC_SGE_INGC  = 0x0009,
        FW_LDST_ADDRSPC_SGE_FLMC  = 0x000a,
        FW_LDST_ADDRSPC_SGE_CONMC = 0x000b,
        FW_LDST_ADDRSPC_TP_PIO    = 0x0010,
        FW_LDST_ADDRSPC_TP_TM_PIO = 0x0011,
        FW_LDST_ADDRSPC_TP_MIB    = 0x0012,
        FW_LDST_ADDRSPC_MDIO      = 0x0018,
        FW_LDST_ADDRSPC_MPS       = 0x0020,
        FW_LDST_ADDRSPC_FUNC      = 0x0028,
        FW_LDST_ADDRSPC_FUNC_PCIE = 0x0029,
};

enum fw_ldst_mps_fid {
        FW_LDST_MPS_ATRB,
        FW_LDST_MPS_RPLC
};

enum fw_ldst_func_access_ctl {
        FW_LDST_FUNC_ACC_CTL_VIID,
        FW_LDST_FUNC_ACC_CTL_FID
};

enum fw_ldst_func_mod_index {
        FW_LDST_FUNC_MPS
};

struct fw_ldst_cmd {
        __be32 op_to_addrspace;
        __be32 cycles_to_len16;
        union fw_ldst {
                struct fw_ldst_addrval {
                        __be32 addr;
                        __be32 val;
                } addrval;
                struct fw_ldst_idctxt {
                        __be32 physid;
                        __be32 msg_ctxtflush;
                        __be32 ctxt_data7;
                        __be32 ctxt_data6;
                        __be32 ctxt_data5;
                        __be32 ctxt_data4;
                        __be32 ctxt_data3;
                        __be32 ctxt_data2;
                        __be32 ctxt_data1;
                        __be32 ctxt_data0;
                } idctxt;
                struct fw_ldst_mdio {
                        __be16 paddr_mmd;
                        __be16 raddr;
                        __be16 vctl;
                        __be16 rval;
                } mdio;
                struct fw_ldst_cim_rq {
                        u8 req_first64[8];
                        u8 req_second64[8];
                        u8 resp_first64[8];
                        u8 resp_second64[8];
                        __be32 r3[2];
                } cim_rq;
                union fw_ldst_mps {
                        struct fw_ldst_mps_rplc {
                                __be16 fid_idx;
                                __be16 rplcpf_pkd;
                                __be32 rplc255_224;
                                __be32 rplc223_192;
                                __be32 rplc191_160;
                                __be32 rplc159_128;
                                __be32 rplc127_96;
                                __be32 rplc95_64;
                                __be32 rplc63_32;
                                __be32 rplc31_0;
                        } rplc;
                        struct fw_ldst_mps_atrb {
                                __be16 fid_mpsid;
                                __be16 r2[3];
                                __be32 r3[2];
                                __be32 r4;
                                __be32 atrb;
                                __be16 vlan[16];
                        } atrb;
                } mps;
                struct fw_ldst_func {
                        u8 access_ctl;
                        u8 mod_index;
                        __be16 ctl_id;
                        __be32 offset;
                        __be64 data0;
                        __be64 data1;
                } func;
                struct fw_ldst_pcie {
                        u8 ctrl_to_fn;
                        u8 bnum;
                        u8 r;
                        u8 ext_r;
                        u8 select_naccess;
                        u8 pcie_fn;
                        __be16 nset_pkd;
                        __be32 data[12];
                } pcie;
                struct fw_ldst_i2c_deprecated {
                        u8 pid_pkd;
                        u8 base;
                        u8 boffset;
                        u8 data;
                        __be32 r9;
                } i2c_deprecated;
                struct fw_ldst_i2c {
                        u8 pid;
                        u8 did;
                        u8 boffset;
                        u8 blen;
                        __be32 r9;
                        __u8   data[48];
                } i2c;
                struct fw_ldst_le {
                        __be32 index;
                        __be32 r9;
                        u8 val[33];
                        u8 r11[7];
                } le;
        } u;
};

#define FW_LDST_CMD_ADDRSPACE_S         0
#define FW_LDST_CMD_ADDRSPACE_V(x)      ((x) << FW_LDST_CMD_ADDRSPACE_S)

#define FW_LDST_CMD_MSG_S       31
#define FW_LDST_CMD_MSG_V(x)    ((x) << FW_LDST_CMD_MSG_S)

#define FW_LDST_CMD_CTXTFLUSH_S         30
#define FW_LDST_CMD_CTXTFLUSH_V(x)      ((x) << FW_LDST_CMD_CTXTFLUSH_S)
#define FW_LDST_CMD_CTXTFLUSH_F         FW_LDST_CMD_CTXTFLUSH_V(1U)

#define FW_LDST_CMD_PADDR_S     8
#define FW_LDST_CMD_PADDR_V(x)  ((x) << FW_LDST_CMD_PADDR_S)

#define FW_LDST_CMD_MMD_S       0
#define FW_LDST_CMD_MMD_V(x)    ((x) << FW_LDST_CMD_MMD_S)

#define FW_LDST_CMD_FID_S       15
#define FW_LDST_CMD_FID_V(x)    ((x) << FW_LDST_CMD_FID_S)

#define FW_LDST_CMD_IDX_S       0
#define FW_LDST_CMD_IDX_V(x)    ((x) << FW_LDST_CMD_IDX_S)

#define FW_LDST_CMD_RPLCPF_S    0
#define FW_LDST_CMD_RPLCPF_V(x) ((x) << FW_LDST_CMD_RPLCPF_S)

#define FW_LDST_CMD_LC_S        4
#define FW_LDST_CMD_LC_V(x)     ((x) << FW_LDST_CMD_LC_S)
#define FW_LDST_CMD_LC_F        FW_LDST_CMD_LC_V(1U)

#define FW_LDST_CMD_FN_S        0
#define FW_LDST_CMD_FN_V(x)     ((x) << FW_LDST_CMD_FN_S)

#define FW_LDST_CMD_NACCESS_S           0
#define FW_LDST_CMD_NACCESS_V(x)        ((x) << FW_LDST_CMD_NACCESS_S)

struct fw_reset_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        __be32 val;
        __be32 halt_pkd;
};

#define FW_RESET_CMD_HALT_S     31
#define FW_RESET_CMD_HALT_M     0x1
#define FW_RESET_CMD_HALT_V(x)  ((x) << FW_RESET_CMD_HALT_S)
#define FW_RESET_CMD_HALT_G(x)  \
        (((x) >> FW_RESET_CMD_HALT_S) & FW_RESET_CMD_HALT_M)
#define FW_RESET_CMD_HALT_F     FW_RESET_CMD_HALT_V(1U)

enum fw_hellow_cmd {
        fw_hello_cmd_stage_os           = 0x0
};

struct fw_hello_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        __be32 err_to_clearinit;
        __be32 fwrev;
};

#define FW_HELLO_CMD_ERR_S      31
#define FW_HELLO_CMD_ERR_V(x)   ((x) << FW_HELLO_CMD_ERR_S)
#define FW_HELLO_CMD_ERR_F      FW_HELLO_CMD_ERR_V(1U)

#define FW_HELLO_CMD_INIT_S     30
#define FW_HELLO_CMD_INIT_V(x)  ((x) << FW_HELLO_CMD_INIT_S)
#define FW_HELLO_CMD_INIT_F     FW_HELLO_CMD_INIT_V(1U)

#define FW_HELLO_CMD_MASTERDIS_S        29
#define FW_HELLO_CMD_MASTERDIS_V(x)     ((x) << FW_HELLO_CMD_MASTERDIS_S)

#define FW_HELLO_CMD_MASTERFORCE_S      28
#define FW_HELLO_CMD_MASTERFORCE_V(x)   ((x) << FW_HELLO_CMD_MASTERFORCE_S)

#define FW_HELLO_CMD_MBMASTER_S         24
#define FW_HELLO_CMD_MBMASTER_M         0xfU
#define FW_HELLO_CMD_MBMASTER_V(x)      ((x) << FW_HELLO_CMD_MBMASTER_S)
#define FW_HELLO_CMD_MBMASTER_G(x)      \
        (((x) >> FW_HELLO_CMD_MBMASTER_S) & FW_HELLO_CMD_MBMASTER_M)

#define FW_HELLO_CMD_MBASYNCNOTINT_S    23
#define FW_HELLO_CMD_MBASYNCNOTINT_V(x) ((x) << FW_HELLO_CMD_MBASYNCNOTINT_S)

#define FW_HELLO_CMD_MBASYNCNOT_S       20
#define FW_HELLO_CMD_MBASYNCNOT_V(x)    ((x) << FW_HELLO_CMD_MBASYNCNOT_S)

#define FW_HELLO_CMD_STAGE_S            17
#define FW_HELLO_CMD_STAGE_V(x)         ((x) << FW_HELLO_CMD_STAGE_S)

#define FW_HELLO_CMD_CLEARINIT_S        16
#define FW_HELLO_CMD_CLEARINIT_V(x)     ((x) << FW_HELLO_CMD_CLEARINIT_S)
#define FW_HELLO_CMD_CLEARINIT_F        FW_HELLO_CMD_CLEARINIT_V(1U)

struct fw_bye_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        __be64 r3;
};

struct fw_initialize_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        __be64 r3;
};

enum fw_caps_config_hm {
        FW_CAPS_CONFIG_HM_PCIE          = 0x00000001,
        FW_CAPS_CONFIG_HM_PL            = 0x00000002,
        FW_CAPS_CONFIG_HM_SGE           = 0x00000004,
        FW_CAPS_CONFIG_HM_CIM           = 0x00000008,
        FW_CAPS_CONFIG_HM_ULPTX         = 0x00000010,
        FW_CAPS_CONFIG_HM_TP            = 0x00000020,
        FW_CAPS_CONFIG_HM_ULPRX         = 0x00000040,
        FW_CAPS_CONFIG_HM_PMRX          = 0x00000080,
        FW_CAPS_CONFIG_HM_PMTX          = 0x00000100,
        FW_CAPS_CONFIG_HM_MC            = 0x00000200,
        FW_CAPS_CONFIG_HM_LE            = 0x00000400,
        FW_CAPS_CONFIG_HM_MPS           = 0x00000800,
        FW_CAPS_CONFIG_HM_XGMAC         = 0x00001000,
        FW_CAPS_CONFIG_HM_CPLSWITCH     = 0x00002000,
        FW_CAPS_CONFIG_HM_T4DBG         = 0x00004000,
        FW_CAPS_CONFIG_HM_MI            = 0x00008000,
        FW_CAPS_CONFIG_HM_I2CM          = 0x00010000,
        FW_CAPS_CONFIG_HM_NCSI          = 0x00020000,
        FW_CAPS_CONFIG_HM_SMB           = 0x00040000,
        FW_CAPS_CONFIG_HM_MA            = 0x00080000,
        FW_CAPS_CONFIG_HM_EDRAM         = 0x00100000,
        FW_CAPS_CONFIG_HM_PMU           = 0x00200000,
        FW_CAPS_CONFIG_HM_UART          = 0x00400000,

        FW_CAPS_CONFIG_HM_SF            = 0x00800000,
};

enum fw_caps_config_nbm {
        FW_CAPS_CONFIG_NBM_IPMI         = 0x00000001,
        FW_CAPS_CONFIG_NBM_NCSI         = 0x00000002,
};

enum fw_caps_config_link {
        FW_CAPS_CONFIG_LINK_PPP         = 0x00000001,
        FW_CAPS_CONFIG_LINK_QFC         = 0x00000002,
        FW_CAPS_CONFIG_LINK_DCBX        = 0x00000004,
};

enum fw_caps_config_switch {
        FW_CAPS_CONFIG_SWITCH_INGRESS   = 0x00000001,
        FW_CAPS_CONFIG_SWITCH_EGRESS    = 0x00000002,
};

enum fw_caps_config_nic {
        FW_CAPS_CONFIG_NIC              = 0x00000001,
        FW_CAPS_CONFIG_NIC_VM           = 0x00000002,
};

enum fw_caps_config_ofld {
        FW_CAPS_CONFIG_OFLD             = 0x00000001,
};

enum fw_caps_config_rdma {
        FW_CAPS_CONFIG_RDMA_RDDP        = 0x00000001,
        FW_CAPS_CONFIG_RDMA_RDMAC       = 0x00000002,
};

enum fw_caps_config_iscsi {
        FW_CAPS_CONFIG_ISCSI_INITIATOR_PDU = 0x00000001,
        FW_CAPS_CONFIG_ISCSI_TARGET_PDU = 0x00000002,
        FW_CAPS_CONFIG_ISCSI_INITIATOR_CNXOFLD = 0x00000004,
        FW_CAPS_CONFIG_ISCSI_TARGET_CNXOFLD = 0x00000008,
};

enum fw_caps_config_fcoe {
        FW_CAPS_CONFIG_FCOE_INITIATOR   = 0x00000001,
        FW_CAPS_CONFIG_FCOE_TARGET      = 0x00000002,
        FW_CAPS_CONFIG_FCOE_CTRL_OFLD   = 0x00000004,
};

enum fw_memtype_cf {
        FW_MEMTYPE_CF_EDC0              = 0x0,
        FW_MEMTYPE_CF_EDC1              = 0x1,
        FW_MEMTYPE_CF_EXTMEM            = 0x2,
        FW_MEMTYPE_CF_FLASH             = 0x4,
        FW_MEMTYPE_CF_INTERNAL          = 0x5,
        FW_MEMTYPE_CF_EXTMEM1           = 0x6,
};

struct fw_caps_config_cmd {
        __be32 op_to_write;
        __be32 cfvalid_to_len16;
        __be32 r2;
        __be32 hwmbitmap;
        __be16 nbmcaps;
        __be16 linkcaps;
        __be16 switchcaps;
        __be16 r3;
        __be16 niccaps;
        __be16 ofldcaps;
        __be16 rdmacaps;
        __be16 cryptocaps;
        __be16 iscsicaps;
        __be16 fcoecaps;
        __be32 cfcsum;
        __be32 finiver;
        __be32 finicsum;
};

#define FW_CAPS_CONFIG_CMD_CFVALID_S    27
#define FW_CAPS_CONFIG_CMD_CFVALID_V(x) ((x) << FW_CAPS_CONFIG_CMD_CFVALID_S)
#define FW_CAPS_CONFIG_CMD_CFVALID_F    FW_CAPS_CONFIG_CMD_CFVALID_V(1U)

#define FW_CAPS_CONFIG_CMD_MEMTYPE_CF_S         24
#define FW_CAPS_CONFIG_CMD_MEMTYPE_CF_V(x)      \
        ((x) << FW_CAPS_CONFIG_CMD_MEMTYPE_CF_S)

#define FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_S      16
#define FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_V(x)   \
        ((x) << FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_S)

/*
 * params command mnemonics
 */
enum fw_params_mnem {
        FW_PARAMS_MNEM_DEV              = 1,    /* device params */
        FW_PARAMS_MNEM_PFVF             = 2,    /* function params */
        FW_PARAMS_MNEM_REG              = 3,    /* limited register access */
        FW_PARAMS_MNEM_DMAQ             = 4,    /* dma queue params */
        FW_PARAMS_MNEM_CHNET            = 5,    /* chnet params */
        FW_PARAMS_MNEM_LAST
};

/*
 * device parameters
 */
enum fw_params_param_dev {
        FW_PARAMS_PARAM_DEV_CCLK        = 0x00, /* chip core clock in khz */
        FW_PARAMS_PARAM_DEV_PORTVEC     = 0x01, /* the port vector */
        FW_PARAMS_PARAM_DEV_NTID        = 0x02, /* reads the number of TIDs
                                                 * allocated by the device's
                                                 * Lookup Engine
                                                 */
        FW_PARAMS_PARAM_DEV_FLOWC_BUFFIFO_SZ = 0x03,
        FW_PARAMS_PARAM_DEV_INTVER_NIC  = 0x04,
        FW_PARAMS_PARAM_DEV_INTVER_VNIC = 0x05,
        FW_PARAMS_PARAM_DEV_INTVER_OFLD = 0x06,
        FW_PARAMS_PARAM_DEV_INTVER_RI   = 0x07,
        FW_PARAMS_PARAM_DEV_INTVER_ISCSIPDU = 0x08,
        FW_PARAMS_PARAM_DEV_INTVER_ISCSI = 0x09,
        FW_PARAMS_PARAM_DEV_INTVER_FCOE = 0x0A,
        FW_PARAMS_PARAM_DEV_FWREV = 0x0B,
        FW_PARAMS_PARAM_DEV_TPREV = 0x0C,
        FW_PARAMS_PARAM_DEV_CF = 0x0D,
        FW_PARAMS_PARAM_DEV_PHYFW = 0x0F,
        FW_PARAMS_PARAM_DEV_DIAG = 0x11,
        FW_PARAMS_PARAM_DEV_MAXORDIRD_QP = 0x13, /* max supported QP IRD/ORD */
        FW_PARAMS_PARAM_DEV_MAXIRD_ADAPTER = 0x14, /* max supported adap IRD */
        FW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL = 0x17,
        FW_PARAMS_PARAM_DEV_FWCACHE = 0x18,
        FW_PARAMS_PARAM_DEV_SCFGREV = 0x1A,
        FW_PARAMS_PARAM_DEV_VPDREV = 0x1B,
        FW_PARAMS_PARAM_DEV_RI_FR_NSMR_TPTE_WR  = 0x1C,
        FW_PARAMS_PARAM_DEV_MPSBGMAP    = 0x1E,
};

/*
 * physical and virtual function parameters
 */
enum fw_params_param_pfvf {
        FW_PARAMS_PARAM_PFVF_RWXCAPS    = 0x00,
        FW_PARAMS_PARAM_PFVF_ROUTE_START = 0x01,
        FW_PARAMS_PARAM_PFVF_ROUTE_END = 0x02,
        FW_PARAMS_PARAM_PFVF_CLIP_START = 0x03,
        FW_PARAMS_PARAM_PFVF_CLIP_END = 0x04,
        FW_PARAMS_PARAM_PFVF_FILTER_START = 0x05,
        FW_PARAMS_PARAM_PFVF_FILTER_END = 0x06,
        FW_PARAMS_PARAM_PFVF_SERVER_START = 0x07,
        FW_PARAMS_PARAM_PFVF_SERVER_END = 0x08,
        FW_PARAMS_PARAM_PFVF_TDDP_START = 0x09,
        FW_PARAMS_PARAM_PFVF_TDDP_END = 0x0A,
        FW_PARAMS_PARAM_PFVF_ISCSI_START = 0x0B,
        FW_PARAMS_PARAM_PFVF_ISCSI_END = 0x0C,
        FW_PARAMS_PARAM_PFVF_STAG_START = 0x0D,
        FW_PARAMS_PARAM_PFVF_STAG_END = 0x0E,
        FW_PARAMS_PARAM_PFVF_RQ_START = 0x1F,
        FW_PARAMS_PARAM_PFVF_RQ_END     = 0x10,
        FW_PARAMS_PARAM_PFVF_PBL_START = 0x11,
        FW_PARAMS_PARAM_PFVF_PBL_END    = 0x12,
        FW_PARAMS_PARAM_PFVF_L2T_START = 0x13,
        FW_PARAMS_PARAM_PFVF_L2T_END = 0x14,
        FW_PARAMS_PARAM_PFVF_SQRQ_START = 0x15,
        FW_PARAMS_PARAM_PFVF_SQRQ_END   = 0x16,
        FW_PARAMS_PARAM_PFVF_CQ_START   = 0x17,
        FW_PARAMS_PARAM_PFVF_CQ_END     = 0x18,
        FW_PARAMS_PARAM_PFVF_SCHEDCLASS_ETH = 0x20,
        FW_PARAMS_PARAM_PFVF_VIID       = 0x24,
        FW_PARAMS_PARAM_PFVF_CPMASK     = 0x25,
        FW_PARAMS_PARAM_PFVF_OCQ_START  = 0x26,
        FW_PARAMS_PARAM_PFVF_OCQ_END    = 0x27,
        FW_PARAMS_PARAM_PFVF_CONM_MAP   = 0x28,
        FW_PARAMS_PARAM_PFVF_IQFLINT_START = 0x29,
        FW_PARAMS_PARAM_PFVF_IQFLINT_END = 0x2A,
        FW_PARAMS_PARAM_PFVF_EQ_START   = 0x2B,
        FW_PARAMS_PARAM_PFVF_EQ_END     = 0x2C,
        FW_PARAMS_PARAM_PFVF_ACTIVE_FILTER_START = 0x2D,
        FW_PARAMS_PARAM_PFVF_ACTIVE_FILTER_END = 0x2E,
        FW_PARAMS_PARAM_PFVF_ETHOFLD_END = 0x30,
        FW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP = 0x31,
        FW_PARAMS_PARAM_PFVF_NCRYPTO_LOOKASIDE = 0x32
};

/*
 * dma queue parameters
 */
enum fw_params_param_dmaq {
        FW_PARAMS_PARAM_DMAQ_IQ_DCAEN_DCACPU = 0x00,
        FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH = 0x01,
        FW_PARAMS_PARAM_DMAQ_EQ_CMPLIQID_MNGT = 0x10,
        FW_PARAMS_PARAM_DMAQ_EQ_CMPLIQID_CTRL = 0x11,
        FW_PARAMS_PARAM_DMAQ_EQ_SCHEDCLASS_ETH = 0x12,
        FW_PARAMS_PARAM_DMAQ_EQ_DCBPRIO_ETH = 0x13,
        FW_PARAMS_PARAM_DMAQ_CONM_CTXT = 0x20,
};

enum fw_params_param_dev_phyfw {
        FW_PARAMS_PARAM_DEV_PHYFW_DOWNLOAD = 0x00,
        FW_PARAMS_PARAM_DEV_PHYFW_VERSION = 0x01,
};

enum fw_params_param_dev_diag {
        FW_PARAM_DEV_DIAG_TMP           = 0x00,
        FW_PARAM_DEV_DIAG_VDD           = 0x01,
};

enum fw_params_param_dev_fwcache {
        FW_PARAM_DEV_FWCACHE_FLUSH      = 0x00,
        FW_PARAM_DEV_FWCACHE_FLUSHINV   = 0x01,
};

#define FW_PARAMS_MNEM_S        24
#define FW_PARAMS_MNEM_V(x)     ((x) << FW_PARAMS_MNEM_S)

#define FW_PARAMS_PARAM_X_S     16
#define FW_PARAMS_PARAM_X_V(x)  ((x) << FW_PARAMS_PARAM_X_S)

#define FW_PARAMS_PARAM_Y_S     8
#define FW_PARAMS_PARAM_Y_M     0xffU
#define FW_PARAMS_PARAM_Y_V(x)  ((x) << FW_PARAMS_PARAM_Y_S)
#define FW_PARAMS_PARAM_Y_G(x)  (((x) >> FW_PARAMS_PARAM_Y_S) &\
                FW_PARAMS_PARAM_Y_M)

#define FW_PARAMS_PARAM_Z_S     0
#define FW_PARAMS_PARAM_Z_M     0xffu
#define FW_PARAMS_PARAM_Z_V(x)  ((x) << FW_PARAMS_PARAM_Z_S)
#define FW_PARAMS_PARAM_Z_G(x)  (((x) >> FW_PARAMS_PARAM_Z_S) &\
                FW_PARAMS_PARAM_Z_M)

#define FW_PARAMS_PARAM_XYZ_S           0
#define FW_PARAMS_PARAM_XYZ_V(x)        ((x) << FW_PARAMS_PARAM_XYZ_S)

#define FW_PARAMS_PARAM_YZ_S            0
#define FW_PARAMS_PARAM_YZ_V(x)         ((x) << FW_PARAMS_PARAM_YZ_S)

struct fw_params_cmd {
        __be32 op_to_vfn;
        __be32 retval_len16;
        struct fw_params_param {
                __be32 mnem;
                __be32 val;
        } param[7];
};

#define FW_PARAMS_CMD_PFN_S     8
#define FW_PARAMS_CMD_PFN_V(x)  ((x) << FW_PARAMS_CMD_PFN_S)

#define FW_PARAMS_CMD_VFN_S     0
#define FW_PARAMS_CMD_VFN_V(x)  ((x) << FW_PARAMS_CMD_VFN_S)

struct fw_pfvf_cmd {
        __be32 op_to_vfn;
        __be32 retval_len16;
        __be32 niqflint_niq;
        __be32 type_to_neq;
        __be32 tc_to_nexactf;
        __be32 r_caps_to_nethctrl;
        __be16 nricq;
        __be16 nriqp;
        __be32 r4;
};

#define FW_PFVF_CMD_PFN_S       8
#define FW_PFVF_CMD_PFN_V(x)    ((x) << FW_PFVF_CMD_PFN_S)

#define FW_PFVF_CMD_VFN_S       0
#define FW_PFVF_CMD_VFN_V(x)    ((x) << FW_PFVF_CMD_VFN_S)

#define FW_PFVF_CMD_NIQFLINT_S          20
#define FW_PFVF_CMD_NIQFLINT_M          0xfff
#define FW_PFVF_CMD_NIQFLINT_V(x)       ((x) << FW_PFVF_CMD_NIQFLINT_S)
#define FW_PFVF_CMD_NIQFLINT_G(x)       \
        (((x) >> FW_PFVF_CMD_NIQFLINT_S) & FW_PFVF_CMD_NIQFLINT_M)

#define FW_PFVF_CMD_NIQ_S       0
#define FW_PFVF_CMD_NIQ_M       0xfffff
#define FW_PFVF_CMD_NIQ_V(x)    ((x) << FW_PFVF_CMD_NIQ_S)
#define FW_PFVF_CMD_NIQ_G(x)    \
        (((x) >> FW_PFVF_CMD_NIQ_S) & FW_PFVF_CMD_NIQ_M)

#define FW_PFVF_CMD_TYPE_S      31
#define FW_PFVF_CMD_TYPE_M      0x1
#define FW_PFVF_CMD_TYPE_V(x)   ((x) << FW_PFVF_CMD_TYPE_S)
#define FW_PFVF_CMD_TYPE_G(x)   \
        (((x) >> FW_PFVF_CMD_TYPE_S) & FW_PFVF_CMD_TYPE_M)
#define FW_PFVF_CMD_TYPE_F      FW_PFVF_CMD_TYPE_V(1U)

#define FW_PFVF_CMD_CMASK_S     24
#define FW_PFVF_CMD_CMASK_M     0xf
#define FW_PFVF_CMD_CMASK_V(x)  ((x) << FW_PFVF_CMD_CMASK_S)
#define FW_PFVF_CMD_CMASK_G(x)  \
        (((x) >> FW_PFVF_CMD_CMASK_S) & FW_PFVF_CMD_CMASK_M)

#define FW_PFVF_CMD_PMASK_S     20
#define FW_PFVF_CMD_PMASK_M     0xf
#define FW_PFVF_CMD_PMASK_V(x)  ((x) << FW_PFVF_CMD_PMASK_S)
#define FW_PFVF_CMD_PMASK_G(x) \
        (((x) >> FW_PFVF_CMD_PMASK_S) & FW_PFVF_CMD_PMASK_M)

#define FW_PFVF_CMD_NEQ_S       0
#define FW_PFVF_CMD_NEQ_M       0xfffff
#define FW_PFVF_CMD_NEQ_V(x)    ((x) << FW_PFVF_CMD_NEQ_S)
#define FW_PFVF_CMD_NEQ_G(x)    \
        (((x) >> FW_PFVF_CMD_NEQ_S) & FW_PFVF_CMD_NEQ_M)

#define FW_PFVF_CMD_TC_S        24
#define FW_PFVF_CMD_TC_M        0xff
#define FW_PFVF_CMD_TC_V(x)     ((x) << FW_PFVF_CMD_TC_S)
#define FW_PFVF_CMD_TC_G(x)     (((x) >> FW_PFVF_CMD_TC_S) & FW_PFVF_CMD_TC_M)

#define FW_PFVF_CMD_NVI_S       16
#define FW_PFVF_CMD_NVI_M       0xff
#define FW_PFVF_CMD_NVI_V(x)    ((x) << FW_PFVF_CMD_NVI_S)
#define FW_PFVF_CMD_NVI_G(x)    (((x) >> FW_PFVF_CMD_NVI_S) & FW_PFVF_CMD_NVI_M)

#define FW_PFVF_CMD_NEXACTF_S           0
#define FW_PFVF_CMD_NEXACTF_M           0xffff
#define FW_PFVF_CMD_NEXACTF_V(x)        ((x) << FW_PFVF_CMD_NEXACTF_S)
#define FW_PFVF_CMD_NEXACTF_G(x)        \
        (((x) >> FW_PFVF_CMD_NEXACTF_S) & FW_PFVF_CMD_NEXACTF_M)

#define FW_PFVF_CMD_R_CAPS_S    24
#define FW_PFVF_CMD_R_CAPS_M    0xff
#define FW_PFVF_CMD_R_CAPS_V(x) ((x) << FW_PFVF_CMD_R_CAPS_S)
#define FW_PFVF_CMD_R_CAPS_G(x) \
        (((x) >> FW_PFVF_CMD_R_CAPS_S) & FW_PFVF_CMD_R_CAPS_M)

#define FW_PFVF_CMD_WX_CAPS_S           16
#define FW_PFVF_CMD_WX_CAPS_M           0xff
#define FW_PFVF_CMD_WX_CAPS_V(x)        ((x) << FW_PFVF_CMD_WX_CAPS_S)
#define FW_PFVF_CMD_WX_CAPS_G(x)        \
        (((x) >> FW_PFVF_CMD_WX_CAPS_S) & FW_PFVF_CMD_WX_CAPS_M)

#define FW_PFVF_CMD_NETHCTRL_S          0
#define FW_PFVF_CMD_NETHCTRL_M          0xffff
#define FW_PFVF_CMD_NETHCTRL_V(x)       ((x) << FW_PFVF_CMD_NETHCTRL_S)
#define FW_PFVF_CMD_NETHCTRL_G(x)       \
        (((x) >> FW_PFVF_CMD_NETHCTRL_S) & FW_PFVF_CMD_NETHCTRL_M)

enum fw_iq_type {
        FW_IQ_TYPE_FL_INT_CAP,
        FW_IQ_TYPE_NO_FL_INT_CAP
};

struct fw_iq_cmd {
        __be32 op_to_vfn;
        __be32 alloc_to_len16;
        __be16 physiqid;
        __be16 iqid;
        __be16 fl0id;
        __be16 fl1id;
        __be32 type_to_iqandstindex;
        __be16 iqdroprss_to_iqesize;
        __be16 iqsize;
        __be64 iqaddr;
        __be32 iqns_to_fl0congen;
        __be16 fl0dcaen_to_fl0cidxfthresh;
        __be16 fl0size;
        __be64 fl0addr;
        __be32 fl1cngchmap_to_fl1congen;
        __be16 fl1dcaen_to_fl1cidxfthresh;
        __be16 fl1size;
        __be64 fl1addr;
};

#define FW_IQ_CMD_PFN_S         8
#define FW_IQ_CMD_PFN_V(x)      ((x) << FW_IQ_CMD_PFN_S)

#define FW_IQ_CMD_VFN_S         0
#define FW_IQ_CMD_VFN_V(x)      ((x) << FW_IQ_CMD_VFN_S)

#define FW_IQ_CMD_ALLOC_S       31
#define FW_IQ_CMD_ALLOC_V(x)    ((x) << FW_IQ_CMD_ALLOC_S)
#define FW_IQ_CMD_ALLOC_F       FW_IQ_CMD_ALLOC_V(1U)

#define FW_IQ_CMD_FREE_S        30
#define FW_IQ_CMD_FREE_V(x)     ((x) << FW_IQ_CMD_FREE_S)
#define FW_IQ_CMD_FREE_F        FW_IQ_CMD_FREE_V(1U)

#define FW_IQ_CMD_MODIFY_S      29
#define FW_IQ_CMD_MODIFY_V(x)   ((x) << FW_IQ_CMD_MODIFY_S)
#define FW_IQ_CMD_MODIFY_F      FW_IQ_CMD_MODIFY_V(1U)

#define FW_IQ_CMD_IQSTART_S     28
#define FW_IQ_CMD_IQSTART_V(x)  ((x) << FW_IQ_CMD_IQSTART_S)
#define FW_IQ_CMD_IQSTART_F     FW_IQ_CMD_IQSTART_V(1U)

#define FW_IQ_CMD_IQSTOP_S      27
#define FW_IQ_CMD_IQSTOP_V(x)   ((x) << FW_IQ_CMD_IQSTOP_S)
#define FW_IQ_CMD_IQSTOP_F      FW_IQ_CMD_IQSTOP_V(1U)

#define FW_IQ_CMD_TYPE_S        29
#define FW_IQ_CMD_TYPE_V(x)     ((x) << FW_IQ_CMD_TYPE_S)

#define FW_IQ_CMD_IQASYNCH_S    28
#define FW_IQ_CMD_IQASYNCH_V(x) ((x) << FW_IQ_CMD_IQASYNCH_S)

#define FW_IQ_CMD_VIID_S        16
#define FW_IQ_CMD_VIID_V(x)     ((x) << FW_IQ_CMD_VIID_S)

#define FW_IQ_CMD_IQANDST_S     15
#define FW_IQ_CMD_IQANDST_V(x)  ((x) << FW_IQ_CMD_IQANDST_S)

#define FW_IQ_CMD_IQANUS_S      14
#define FW_IQ_CMD_IQANUS_V(x)   ((x) << FW_IQ_CMD_IQANUS_S)

#define FW_IQ_CMD_IQANUD_S      12
#define FW_IQ_CMD_IQANUD_V(x)   ((x) << FW_IQ_CMD_IQANUD_S)

#define FW_IQ_CMD_IQANDSTINDEX_S        0
#define FW_IQ_CMD_IQANDSTINDEX_V(x)     ((x) << FW_IQ_CMD_IQANDSTINDEX_S)

#define FW_IQ_CMD_IQDROPRSS_S           15
#define FW_IQ_CMD_IQDROPRSS_V(x)        ((x) << FW_IQ_CMD_IQDROPRSS_S)
#define FW_IQ_CMD_IQDROPRSS_F   FW_IQ_CMD_IQDROPRSS_V(1U)

#define FW_IQ_CMD_IQGTSMODE_S           14
#define FW_IQ_CMD_IQGTSMODE_V(x)        ((x) << FW_IQ_CMD_IQGTSMODE_S)
#define FW_IQ_CMD_IQGTSMODE_F           FW_IQ_CMD_IQGTSMODE_V(1U)

#define FW_IQ_CMD_IQPCIECH_S    12
#define FW_IQ_CMD_IQPCIECH_V(x) ((x) << FW_IQ_CMD_IQPCIECH_S)

#define FW_IQ_CMD_IQDCAEN_S     11
#define FW_IQ_CMD_IQDCAEN_V(x)  ((x) << FW_IQ_CMD_IQDCAEN_S)

#define FW_IQ_CMD_IQDCACPU_S    6
#define FW_IQ_CMD_IQDCACPU_V(x) ((x) << FW_IQ_CMD_IQDCACPU_S)

#define FW_IQ_CMD_IQINTCNTTHRESH_S      4
#define FW_IQ_CMD_IQINTCNTTHRESH_V(x)   ((x) << FW_IQ_CMD_IQINTCNTTHRESH_S)

#define FW_IQ_CMD_IQO_S         3
#define FW_IQ_CMD_IQO_V(x)      ((x) << FW_IQ_CMD_IQO_S)
#define FW_IQ_CMD_IQO_F         FW_IQ_CMD_IQO_V(1U)

#define FW_IQ_CMD_IQCPRIO_S     2
#define FW_IQ_CMD_IQCPRIO_V(x)  ((x) << FW_IQ_CMD_IQCPRIO_S)

#define FW_IQ_CMD_IQESIZE_S     0
#define FW_IQ_CMD_IQESIZE_V(x)  ((x) << FW_IQ_CMD_IQESIZE_S)

#define FW_IQ_CMD_IQNS_S        31
#define FW_IQ_CMD_IQNS_V(x)     ((x) << FW_IQ_CMD_IQNS_S)

#define FW_IQ_CMD_IQRO_S        30
#define FW_IQ_CMD_IQRO_V(x)     ((x) << FW_IQ_CMD_IQRO_S)

#define FW_IQ_CMD_IQFLINTIQHSEN_S       28
#define FW_IQ_CMD_IQFLINTIQHSEN_V(x)    ((x) << FW_IQ_CMD_IQFLINTIQHSEN_S)

#define FW_IQ_CMD_IQFLINTCONGEN_S       27
#define FW_IQ_CMD_IQFLINTCONGEN_V(x)    ((x) << FW_IQ_CMD_IQFLINTCONGEN_S)
#define FW_IQ_CMD_IQFLINTCONGEN_F       FW_IQ_CMD_IQFLINTCONGEN_V(1U)

#define FW_IQ_CMD_IQFLINTISCSIC_S       26
#define FW_IQ_CMD_IQFLINTISCSIC_V(x)    ((x) << FW_IQ_CMD_IQFLINTISCSIC_S)

#define FW_IQ_CMD_FL0CNGCHMAP_S         20
#define FW_IQ_CMD_FL0CNGCHMAP_V(x)      ((x) << FW_IQ_CMD_FL0CNGCHMAP_S)

#define FW_IQ_CMD_FL0CACHELOCK_S        15
#define FW_IQ_CMD_FL0CACHELOCK_V(x)     ((x) << FW_IQ_CMD_FL0CACHELOCK_S)

#define FW_IQ_CMD_FL0DBP_S      14
#define FW_IQ_CMD_FL0DBP_V(x)   ((x) << FW_IQ_CMD_FL0DBP_S)

#define FW_IQ_CMD_FL0DATANS_S           13
#define FW_IQ_CMD_FL0DATANS_V(x)        ((x) << FW_IQ_CMD_FL0DATANS_S)

#define FW_IQ_CMD_FL0DATARO_S           12
#define FW_IQ_CMD_FL0DATARO_V(x)        ((x) << FW_IQ_CMD_FL0DATARO_S)
#define FW_IQ_CMD_FL0DATARO_F           FW_IQ_CMD_FL0DATARO_V(1U)

#define FW_IQ_CMD_FL0CONGCIF_S          11
#define FW_IQ_CMD_FL0CONGCIF_V(x)       ((x) << FW_IQ_CMD_FL0CONGCIF_S)
#define FW_IQ_CMD_FL0CONGCIF_F          FW_IQ_CMD_FL0CONGCIF_V(1U)

#define FW_IQ_CMD_FL0ONCHIP_S           10
#define FW_IQ_CMD_FL0ONCHIP_V(x)        ((x) << FW_IQ_CMD_FL0ONCHIP_S)

#define FW_IQ_CMD_FL0STATUSPGNS_S       9
#define FW_IQ_CMD_FL0STATUSPGNS_V(x)    ((x) << FW_IQ_CMD_FL0STATUSPGNS_S)

#define FW_IQ_CMD_FL0STATUSPGRO_S       8
#define FW_IQ_CMD_FL0STATUSPGRO_V(x)    ((x) << FW_IQ_CMD_FL0STATUSPGRO_S)

#define FW_IQ_CMD_FL0FETCHNS_S          7
#define FW_IQ_CMD_FL0FETCHNS_V(x)       ((x) << FW_IQ_CMD_FL0FETCHNS_S)

#define FW_IQ_CMD_FL0FETCHRO_S          6
#define FW_IQ_CMD_FL0FETCHRO_V(x)       ((x) << FW_IQ_CMD_FL0FETCHRO_S)
#define FW_IQ_CMD_FL0FETCHRO_F          FW_IQ_CMD_FL0FETCHRO_V(1U)

#define FW_IQ_CMD_FL0HOSTFCMODE_S       4
#define FW_IQ_CMD_FL0HOSTFCMODE_V(x)    ((x) << FW_IQ_CMD_FL0HOSTFCMODE_S)

#define FW_IQ_CMD_FL0CPRIO_S    3
#define FW_IQ_CMD_FL0CPRIO_V(x) ((x) << FW_IQ_CMD_FL0CPRIO_S)

#define FW_IQ_CMD_FL0PADEN_S    2
#define FW_IQ_CMD_FL0PADEN_V(x) ((x) << FW_IQ_CMD_FL0PADEN_S)
#define FW_IQ_CMD_FL0PADEN_F    FW_IQ_CMD_FL0PADEN_V(1U)

#define FW_IQ_CMD_FL0PACKEN_S           1
#define FW_IQ_CMD_FL0PACKEN_V(x)        ((x) << FW_IQ_CMD_FL0PACKEN_S)
#define FW_IQ_CMD_FL0PACKEN_F           FW_IQ_CMD_FL0PACKEN_V(1U)

#define FW_IQ_CMD_FL0CONGEN_S           0
#define FW_IQ_CMD_FL0CONGEN_V(x)        ((x) << FW_IQ_CMD_FL0CONGEN_S)
#define FW_IQ_CMD_FL0CONGEN_F           FW_IQ_CMD_FL0CONGEN_V(1U)

#define FW_IQ_CMD_FL0DCAEN_S    15
#define FW_IQ_CMD_FL0DCAEN_V(x) ((x) << FW_IQ_CMD_FL0DCAEN_S)

#define FW_IQ_CMD_FL0DCACPU_S           10
#define FW_IQ_CMD_FL0DCACPU_V(x)        ((x) << FW_IQ_CMD_FL0DCACPU_S)

#define FW_IQ_CMD_FL0FBMIN_S    7
#define FW_IQ_CMD_FL0FBMIN_V(x) ((x) << FW_IQ_CMD_FL0FBMIN_S)

#define FW_IQ_CMD_FL0FBMAX_S    4
#define FW_IQ_CMD_FL0FBMAX_V(x) ((x) << FW_IQ_CMD_FL0FBMAX_S)

#define FW_IQ_CMD_FL0CIDXFTHRESHO_S     3
#define FW_IQ_CMD_FL0CIDXFTHRESHO_V(x)  ((x) << FW_IQ_CMD_FL0CIDXFTHRESHO_S)
#define FW_IQ_CMD_FL0CIDXFTHRESHO_F     FW_IQ_CMD_FL0CIDXFTHRESHO_V(1U)

#define FW_IQ_CMD_FL0CIDXFTHRESH_S      0
#define FW_IQ_CMD_FL0CIDXFTHRESH_V(x)   ((x) << FW_IQ_CMD_FL0CIDXFTHRESH_S)

#define FW_IQ_CMD_FL1CNGCHMAP_S         20
#define FW_IQ_CMD_FL1CNGCHMAP_V(x)      ((x) << FW_IQ_CMD_FL1CNGCHMAP_S)

#define FW_IQ_CMD_FL1CACHELOCK_S        15
#define FW_IQ_CMD_FL1CACHELOCK_V(x)     ((x) << FW_IQ_CMD_FL1CACHELOCK_S)

#define FW_IQ_CMD_FL1DBP_S      14
#define FW_IQ_CMD_FL1DBP_V(x)   ((x) << FW_IQ_CMD_FL1DBP_S)

#define FW_IQ_CMD_FL1DATANS_S           13
#define FW_IQ_CMD_FL1DATANS_V(x)        ((x) << FW_IQ_CMD_FL1DATANS_S)

#define FW_IQ_CMD_FL1DATARO_S           12
#define FW_IQ_CMD_FL1DATARO_V(x)        ((x) << FW_IQ_CMD_FL1DATARO_S)

#define FW_IQ_CMD_FL1CONGCIF_S          11
#define FW_IQ_CMD_FL1CONGCIF_V(x)       ((x) << FW_IQ_CMD_FL1CONGCIF_S)

#define FW_IQ_CMD_FL1ONCHIP_S           10
#define FW_IQ_CMD_FL1ONCHIP_V(x)        ((x) << FW_IQ_CMD_FL1ONCHIP_S)

#define FW_IQ_CMD_FL1STATUSPGNS_S       9
#define FW_IQ_CMD_FL1STATUSPGNS_V(x)    ((x) << FW_IQ_CMD_FL1STATUSPGNS_S)

#define FW_IQ_CMD_FL1STATUSPGRO_S       8
#define FW_IQ_CMD_FL1STATUSPGRO_V(x)    ((x) << FW_IQ_CMD_FL1STATUSPGRO_S)

#define FW_IQ_CMD_FL1FETCHNS_S          7
#define FW_IQ_CMD_FL1FETCHNS_V(x)       ((x) << FW_IQ_CMD_FL1FETCHNS_S)

#define FW_IQ_CMD_FL1FETCHRO_S          6
#define FW_IQ_CMD_FL1FETCHRO_V(x)       ((x) << FW_IQ_CMD_FL1FETCHRO_S)

#define FW_IQ_CMD_FL1HOSTFCMODE_S       4
#define FW_IQ_CMD_FL1HOSTFCMODE_V(x)    ((x) << FW_IQ_CMD_FL1HOSTFCMODE_S)

#define FW_IQ_CMD_FL1CPRIO_S    3
#define FW_IQ_CMD_FL1CPRIO_V(x) ((x) << FW_IQ_CMD_FL1CPRIO_S)

#define FW_IQ_CMD_FL1PADEN_S    2
#define FW_IQ_CMD_FL1PADEN_V(x) ((x) << FW_IQ_CMD_FL1PADEN_S)
#define FW_IQ_CMD_FL1PADEN_F    FW_IQ_CMD_FL1PADEN_V(1U)

#define FW_IQ_CMD_FL1PACKEN_S           1
#define FW_IQ_CMD_FL1PACKEN_V(x)        ((x) << FW_IQ_CMD_FL1PACKEN_S)
#define FW_IQ_CMD_FL1PACKEN_F   FW_IQ_CMD_FL1PACKEN_V(1U)

#define FW_IQ_CMD_FL1CONGEN_S           0
#define FW_IQ_CMD_FL1CONGEN_V(x)        ((x) << FW_IQ_CMD_FL1CONGEN_S)
#define FW_IQ_CMD_FL1CONGEN_F   FW_IQ_CMD_FL1CONGEN_V(1U)

#define FW_IQ_CMD_FL1DCAEN_S    15
#define FW_IQ_CMD_FL1DCAEN_V(x) ((x) << FW_IQ_CMD_FL1DCAEN_S)

#define FW_IQ_CMD_FL1DCACPU_S           10
#define FW_IQ_CMD_FL1DCACPU_V(x)        ((x) << FW_IQ_CMD_FL1DCACPU_S)

#define FW_IQ_CMD_FL1FBMIN_S    7
#define FW_IQ_CMD_FL1FBMIN_V(x) ((x) << FW_IQ_CMD_FL1FBMIN_S)

#define FW_IQ_CMD_FL1FBMAX_S    4
#define FW_IQ_CMD_FL1FBMAX_V(x) ((x) << FW_IQ_CMD_FL1FBMAX_S)

#define FW_IQ_CMD_FL1CIDXFTHRESHO_S     3
#define FW_IQ_CMD_FL1CIDXFTHRESHO_V(x)  ((x) << FW_IQ_CMD_FL1CIDXFTHRESHO_S)
#define FW_IQ_CMD_FL1CIDXFTHRESHO_F     FW_IQ_CMD_FL1CIDXFTHRESHO_V(1U)

#define FW_IQ_CMD_FL1CIDXFTHRESH_S      0
#define FW_IQ_CMD_FL1CIDXFTHRESH_V(x)   ((x) << FW_IQ_CMD_FL1CIDXFTHRESH_S)

struct fw_eq_eth_cmd {
        __be32 op_to_vfn;
        __be32 alloc_to_len16;
        __be32 eqid_pkd;
        __be32 physeqid_pkd;
        __be32 fetchszm_to_iqid;
        __be32 dcaen_to_eqsize;
        __be64 eqaddr;
        __be32 viid_pkd;
        __be32 r8_lo;
        __be64 r9;
};

#define FW_EQ_ETH_CMD_PFN_S     8
#define FW_EQ_ETH_CMD_PFN_V(x)  ((x) << FW_EQ_ETH_CMD_PFN_S)

#define FW_EQ_ETH_CMD_VFN_S     0
#define FW_EQ_ETH_CMD_VFN_V(x)  ((x) << FW_EQ_ETH_CMD_VFN_S)

#define FW_EQ_ETH_CMD_ALLOC_S           31
#define FW_EQ_ETH_CMD_ALLOC_V(x)        ((x) << FW_EQ_ETH_CMD_ALLOC_S)
#define FW_EQ_ETH_CMD_ALLOC_F   FW_EQ_ETH_CMD_ALLOC_V(1U)

#define FW_EQ_ETH_CMD_FREE_S    30
#define FW_EQ_ETH_CMD_FREE_V(x) ((x) << FW_EQ_ETH_CMD_FREE_S)
#define FW_EQ_ETH_CMD_FREE_F    FW_EQ_ETH_CMD_FREE_V(1U)

#define FW_EQ_ETH_CMD_MODIFY_S          29
#define FW_EQ_ETH_CMD_MODIFY_V(x)       ((x) << FW_EQ_ETH_CMD_MODIFY_S)
#define FW_EQ_ETH_CMD_MODIFY_F  FW_EQ_ETH_CMD_MODIFY_V(1U)

#define FW_EQ_ETH_CMD_EQSTART_S         28
#define FW_EQ_ETH_CMD_EQSTART_V(x)      ((x) << FW_EQ_ETH_CMD_EQSTART_S)
#define FW_EQ_ETH_CMD_EQSTART_F FW_EQ_ETH_CMD_EQSTART_V(1U)

#define FW_EQ_ETH_CMD_EQSTOP_S          27
#define FW_EQ_ETH_CMD_EQSTOP_V(x)       ((x) << FW_EQ_ETH_CMD_EQSTOP_S)
#define FW_EQ_ETH_CMD_EQSTOP_F  FW_EQ_ETH_CMD_EQSTOP_V(1U)

#define FW_EQ_ETH_CMD_EQID_S    0
#define FW_EQ_ETH_CMD_EQID_M    0xfffff
#define FW_EQ_ETH_CMD_EQID_V(x) ((x) << FW_EQ_ETH_CMD_EQID_S)
#define FW_EQ_ETH_CMD_EQID_G(x) \
        (((x) >> FW_EQ_ETH_CMD_EQID_S) & FW_EQ_ETH_CMD_EQID_M)

#define FW_EQ_ETH_CMD_PHYSEQID_S        0
#define FW_EQ_ETH_CMD_PHYSEQID_M        0xfffff
#define FW_EQ_ETH_CMD_PHYSEQID_V(x)     ((x) << FW_EQ_ETH_CMD_PHYSEQID_S)
#define FW_EQ_ETH_CMD_PHYSEQID_G(x)     \
        (((x) >> FW_EQ_ETH_CMD_PHYSEQID_S) & FW_EQ_ETH_CMD_PHYSEQID_M)

#define FW_EQ_ETH_CMD_FETCHSZM_S        26
#define FW_EQ_ETH_CMD_FETCHSZM_V(x)     ((x) << FW_EQ_ETH_CMD_FETCHSZM_S)
#define FW_EQ_ETH_CMD_FETCHSZM_F        FW_EQ_ETH_CMD_FETCHSZM_V(1U)

#define FW_EQ_ETH_CMD_STATUSPGNS_S      25
#define FW_EQ_ETH_CMD_STATUSPGNS_V(x)   ((x) << FW_EQ_ETH_CMD_STATUSPGNS_S)

#define FW_EQ_ETH_CMD_STATUSPGRO_S      24
#define FW_EQ_ETH_CMD_STATUSPGRO_V(x)   ((x) << FW_EQ_ETH_CMD_STATUSPGRO_S)

#define FW_EQ_ETH_CMD_FETCHNS_S         23
#define FW_EQ_ETH_CMD_FETCHNS_V(x)      ((x) << FW_EQ_ETH_CMD_FETCHNS_S)

#define FW_EQ_ETH_CMD_FETCHRO_S         22
#define FW_EQ_ETH_CMD_FETCHRO_V(x)      ((x) << FW_EQ_ETH_CMD_FETCHRO_S)
#define FW_EQ_ETH_CMD_FETCHRO_F         FW_EQ_ETH_CMD_FETCHRO_V(1U)

#define FW_EQ_ETH_CMD_HOSTFCMODE_S      20
#define FW_EQ_ETH_CMD_HOSTFCMODE_V(x)   ((x) << FW_EQ_ETH_CMD_HOSTFCMODE_S)

#define FW_EQ_ETH_CMD_CPRIO_S           19
#define FW_EQ_ETH_CMD_CPRIO_V(x)        ((x) << FW_EQ_ETH_CMD_CPRIO_S)

#define FW_EQ_ETH_CMD_ONCHIP_S          18
#define FW_EQ_ETH_CMD_ONCHIP_V(x)       ((x) << FW_EQ_ETH_CMD_ONCHIP_S)

#define FW_EQ_ETH_CMD_PCIECHN_S         16
#define FW_EQ_ETH_CMD_PCIECHN_V(x)      ((x) << FW_EQ_ETH_CMD_PCIECHN_S)

#define FW_EQ_ETH_CMD_IQID_S    0
#define FW_EQ_ETH_CMD_IQID_V(x) ((x) << FW_EQ_ETH_CMD_IQID_S)

#define FW_EQ_ETH_CMD_DCAEN_S           31
#define FW_EQ_ETH_CMD_DCAEN_V(x)        ((x) << FW_EQ_ETH_CMD_DCAEN_S)

#define FW_EQ_ETH_CMD_DCACPU_S          26
#define FW_EQ_ETH_CMD_DCACPU_V(x)       ((x) << FW_EQ_ETH_CMD_DCACPU_S)

#define FW_EQ_ETH_CMD_FBMIN_S           23
#define FW_EQ_ETH_CMD_FBMIN_V(x)        ((x) << FW_EQ_ETH_CMD_FBMIN_S)

#define FW_EQ_ETH_CMD_FBMAX_S           20
#define FW_EQ_ETH_CMD_FBMAX_V(x)        ((x) << FW_EQ_ETH_CMD_FBMAX_S)

#define FW_EQ_ETH_CMD_CIDXFTHRESHO_S    19
#define FW_EQ_ETH_CMD_CIDXFTHRESHO_V(x) ((x) << FW_EQ_ETH_CMD_CIDXFTHRESHO_S)

#define FW_EQ_ETH_CMD_CIDXFTHRESH_S     16
#define FW_EQ_ETH_CMD_CIDXFTHRESH_V(x)  ((x) << FW_EQ_ETH_CMD_CIDXFTHRESH_S)

#define FW_EQ_ETH_CMD_EQSIZE_S          0
#define FW_EQ_ETH_CMD_EQSIZE_V(x)       ((x) << FW_EQ_ETH_CMD_EQSIZE_S)

#define FW_EQ_ETH_CMD_AUTOEQUEQE_S      30
#define FW_EQ_ETH_CMD_AUTOEQUEQE_V(x)   ((x) << FW_EQ_ETH_CMD_AUTOEQUEQE_S)
#define FW_EQ_ETH_CMD_AUTOEQUEQE_F      FW_EQ_ETH_CMD_AUTOEQUEQE_V(1U)

#define FW_EQ_ETH_CMD_VIID_S    16
#define FW_EQ_ETH_CMD_VIID_V(x) ((x) << FW_EQ_ETH_CMD_VIID_S)

struct fw_eq_ctrl_cmd {
        __be32 op_to_vfn;
        __be32 alloc_to_len16;
        __be32 cmpliqid_eqid;
        __be32 physeqid_pkd;
        __be32 fetchszm_to_iqid;
        __be32 dcaen_to_eqsize;
        __be64 eqaddr;
};

#define FW_EQ_CTRL_CMD_PFN_S    8
#define FW_EQ_CTRL_CMD_PFN_V(x) ((x) << FW_EQ_CTRL_CMD_PFN_S)

#define FW_EQ_CTRL_CMD_VFN_S    0
#define FW_EQ_CTRL_CMD_VFN_V(x) ((x) << FW_EQ_CTRL_CMD_VFN_S)

#define FW_EQ_CTRL_CMD_ALLOC_S          31
#define FW_EQ_CTRL_CMD_ALLOC_V(x)       ((x) << FW_EQ_CTRL_CMD_ALLOC_S)
#define FW_EQ_CTRL_CMD_ALLOC_F          FW_EQ_CTRL_CMD_ALLOC_V(1U)

#define FW_EQ_CTRL_CMD_FREE_S           30
#define FW_EQ_CTRL_CMD_FREE_V(x)        ((x) << FW_EQ_CTRL_CMD_FREE_S)
#define FW_EQ_CTRL_CMD_FREE_F           FW_EQ_CTRL_CMD_FREE_V(1U)

#define FW_EQ_CTRL_CMD_MODIFY_S         29
#define FW_EQ_CTRL_CMD_MODIFY_V(x)      ((x) << FW_EQ_CTRL_CMD_MODIFY_S)
#define FW_EQ_CTRL_CMD_MODIFY_F         FW_EQ_CTRL_CMD_MODIFY_V(1U)

#define FW_EQ_CTRL_CMD_EQSTART_S        28
#define FW_EQ_CTRL_CMD_EQSTART_V(x)     ((x) << FW_EQ_CTRL_CMD_EQSTART_S)
#define FW_EQ_CTRL_CMD_EQSTART_F        FW_EQ_CTRL_CMD_EQSTART_V(1U)

#define FW_EQ_CTRL_CMD_EQSTOP_S         27
#define FW_EQ_CTRL_CMD_EQSTOP_V(x)      ((x) << FW_EQ_CTRL_CMD_EQSTOP_S)
#define FW_EQ_CTRL_CMD_EQSTOP_F         FW_EQ_CTRL_CMD_EQSTOP_V(1U)

#define FW_EQ_CTRL_CMD_CMPLIQID_S       20
#define FW_EQ_CTRL_CMD_CMPLIQID_V(x)    ((x) << FW_EQ_CTRL_CMD_CMPLIQID_S)

#define FW_EQ_CTRL_CMD_EQID_S           0
#define FW_EQ_CTRL_CMD_EQID_M           0xfffff
#define FW_EQ_CTRL_CMD_EQID_V(x)        ((x) << FW_EQ_CTRL_CMD_EQID_S)
#define FW_EQ_CTRL_CMD_EQID_G(x)        \
        (((x) >> FW_EQ_CTRL_CMD_EQID_S) & FW_EQ_CTRL_CMD_EQID_M)

#define FW_EQ_CTRL_CMD_PHYSEQID_S       0
#define FW_EQ_CTRL_CMD_PHYSEQID_M       0xfffff
#define FW_EQ_CTRL_CMD_PHYSEQID_G(x)    \
        (((x) >> FW_EQ_CTRL_CMD_PHYSEQID_S) & FW_EQ_CTRL_CMD_PHYSEQID_M)

#define FW_EQ_CTRL_CMD_FETCHSZM_S       26
#define FW_EQ_CTRL_CMD_FETCHSZM_V(x)    ((x) << FW_EQ_CTRL_CMD_FETCHSZM_S)
#define FW_EQ_CTRL_CMD_FETCHSZM_F       FW_EQ_CTRL_CMD_FETCHSZM_V(1U)

#define FW_EQ_CTRL_CMD_STATUSPGNS_S     25
#define FW_EQ_CTRL_CMD_STATUSPGNS_V(x)  ((x) << FW_EQ_CTRL_CMD_STATUSPGNS_S)
#define FW_EQ_CTRL_CMD_STATUSPGNS_F     FW_EQ_CTRL_CMD_STATUSPGNS_V(1U)

#define FW_EQ_CTRL_CMD_STATUSPGRO_S     24
#define FW_EQ_CTRL_CMD_STATUSPGRO_V(x)  ((x) << FW_EQ_CTRL_CMD_STATUSPGRO_S)
#define FW_EQ_CTRL_CMD_STATUSPGRO_F     FW_EQ_CTRL_CMD_STATUSPGRO_V(1U)

#define FW_EQ_CTRL_CMD_FETCHNS_S        23
#define FW_EQ_CTRL_CMD_FETCHNS_V(x)     ((x) << FW_EQ_CTRL_CMD_FETCHNS_S)
#define FW_EQ_CTRL_CMD_FETCHNS_F        FW_EQ_CTRL_CMD_FETCHNS_V(1U)

#define FW_EQ_CTRL_CMD_FETCHRO_S        22
#define FW_EQ_CTRL_CMD_FETCHRO_V(x)     ((x) << FW_EQ_CTRL_CMD_FETCHRO_S)
#define FW_EQ_CTRL_CMD_FETCHRO_F        FW_EQ_CTRL_CMD_FETCHRO_V(1U)

#define FW_EQ_CTRL_CMD_HOSTFCMODE_S     20
#define FW_EQ_CTRL_CMD_HOSTFCMODE_V(x)  ((x) << FW_EQ_CTRL_CMD_HOSTFCMODE_S)

#define FW_EQ_CTRL_CMD_CPRIO_S          19
#define FW_EQ_CTRL_CMD_CPRIO_V(x)       ((x) << FW_EQ_CTRL_CMD_CPRIO_S)

#define FW_EQ_CTRL_CMD_ONCHIP_S         18
#define FW_EQ_CTRL_CMD_ONCHIP_V(x)      ((x) << FW_EQ_CTRL_CMD_ONCHIP_S)

#define FW_EQ_CTRL_CMD_PCIECHN_S        16
#define FW_EQ_CTRL_CMD_PCIECHN_V(x)     ((x) << FW_EQ_CTRL_CMD_PCIECHN_S)

#define FW_EQ_CTRL_CMD_IQID_S           0
#define FW_EQ_CTRL_CMD_IQID_V(x)        ((x) << FW_EQ_CTRL_CMD_IQID_S)

#define FW_EQ_CTRL_CMD_DCAEN_S          31
#define FW_EQ_CTRL_CMD_DCAEN_V(x)       ((x) << FW_EQ_CTRL_CMD_DCAEN_S)

#define FW_EQ_CTRL_CMD_DCACPU_S         26
#define FW_EQ_CTRL_CMD_DCACPU_V(x)      ((x) << FW_EQ_CTRL_CMD_DCACPU_S)

#define FW_EQ_CTRL_CMD_FBMIN_S          23
#define FW_EQ_CTRL_CMD_FBMIN_V(x)       ((x) << FW_EQ_CTRL_CMD_FBMIN_S)

#define FW_EQ_CTRL_CMD_FBMAX_S          20
#define FW_EQ_CTRL_CMD_FBMAX_V(x)       ((x) << FW_EQ_CTRL_CMD_FBMAX_S)

#define FW_EQ_CTRL_CMD_CIDXFTHRESHO_S           19
#define FW_EQ_CTRL_CMD_CIDXFTHRESHO_V(x)        \
        ((x) << FW_EQ_CTRL_CMD_CIDXFTHRESHO_S)

#define FW_EQ_CTRL_CMD_CIDXFTHRESH_S    16
#define FW_EQ_CTRL_CMD_CIDXFTHRESH_V(x) ((x) << FW_EQ_CTRL_CMD_CIDXFTHRESH_S)

#define FW_EQ_CTRL_CMD_EQSIZE_S         0
#define FW_EQ_CTRL_CMD_EQSIZE_V(x)      ((x) << FW_EQ_CTRL_CMD_EQSIZE_S)

struct fw_eq_ofld_cmd {
        __be32 op_to_vfn;
        __be32 alloc_to_len16;
        __be32 eqid_pkd;
        __be32 physeqid_pkd;
        __be32 fetchszm_to_iqid;
        __be32 dcaen_to_eqsize;
        __be64 eqaddr;
};

#define FW_EQ_OFLD_CMD_PFN_S    8
#define FW_EQ_OFLD_CMD_PFN_V(x) ((x) << FW_EQ_OFLD_CMD_PFN_S)

#define FW_EQ_OFLD_CMD_VFN_S    0
#define FW_EQ_OFLD_CMD_VFN_V(x) ((x) << FW_EQ_OFLD_CMD_VFN_S)

#define FW_EQ_OFLD_CMD_ALLOC_S          31
#define FW_EQ_OFLD_CMD_ALLOC_V(x)       ((x) << FW_EQ_OFLD_CMD_ALLOC_S)
#define FW_EQ_OFLD_CMD_ALLOC_F          FW_EQ_OFLD_CMD_ALLOC_V(1U)

#define FW_EQ_OFLD_CMD_FREE_S           30
#define FW_EQ_OFLD_CMD_FREE_V(x)        ((x) << FW_EQ_OFLD_CMD_FREE_S)
#define FW_EQ_OFLD_CMD_FREE_F           FW_EQ_OFLD_CMD_FREE_V(1U)

#define FW_EQ_OFLD_CMD_MODIFY_S         29
#define FW_EQ_OFLD_CMD_MODIFY_V(x)      ((x) << FW_EQ_OFLD_CMD_MODIFY_S)
#define FW_EQ_OFLD_CMD_MODIFY_F         FW_EQ_OFLD_CMD_MODIFY_V(1U)

#define FW_EQ_OFLD_CMD_EQSTART_S        28
#define FW_EQ_OFLD_CMD_EQSTART_V(x)     ((x) << FW_EQ_OFLD_CMD_EQSTART_S)
#define FW_EQ_OFLD_CMD_EQSTART_F        FW_EQ_OFLD_CMD_EQSTART_V(1U)

#define FW_EQ_OFLD_CMD_EQSTOP_S         27
#define FW_EQ_OFLD_CMD_EQSTOP_V(x)      ((x) << FW_EQ_OFLD_CMD_EQSTOP_S)
#define FW_EQ_OFLD_CMD_EQSTOP_F         FW_EQ_OFLD_CMD_EQSTOP_V(1U)

#define FW_EQ_OFLD_CMD_EQID_S           0
#define FW_EQ_OFLD_CMD_EQID_M           0xfffff
#define FW_EQ_OFLD_CMD_EQID_V(x)        ((x) << FW_EQ_OFLD_CMD_EQID_S)
#define FW_EQ_OFLD_CMD_EQID_G(x)        \
        (((x) >> FW_EQ_OFLD_CMD_EQID_S) & FW_EQ_OFLD_CMD_EQID_M)

#define FW_EQ_OFLD_CMD_PHYSEQID_S       0
#define FW_EQ_OFLD_CMD_PHYSEQID_M       0xfffff
#define FW_EQ_OFLD_CMD_PHYSEQID_G(x)    \
        (((x) >> FW_EQ_OFLD_CMD_PHYSEQID_S) & FW_EQ_OFLD_CMD_PHYSEQID_M)

#define FW_EQ_OFLD_CMD_FETCHSZM_S       26
#define FW_EQ_OFLD_CMD_FETCHSZM_V(x)    ((x) << FW_EQ_OFLD_CMD_FETCHSZM_S)

#define FW_EQ_OFLD_CMD_STATUSPGNS_S     25
#define FW_EQ_OFLD_CMD_STATUSPGNS_V(x)  ((x) << FW_EQ_OFLD_CMD_STATUSPGNS_S)

#define FW_EQ_OFLD_CMD_STATUSPGRO_S     24
#define FW_EQ_OFLD_CMD_STATUSPGRO_V(x)  ((x) << FW_EQ_OFLD_CMD_STATUSPGRO_S)

#define FW_EQ_OFLD_CMD_FETCHNS_S        23
#define FW_EQ_OFLD_CMD_FETCHNS_V(x)     ((x) << FW_EQ_OFLD_CMD_FETCHNS_S)

#define FW_EQ_OFLD_CMD_FETCHRO_S        22
#define FW_EQ_OFLD_CMD_FETCHRO_V(x)     ((x) << FW_EQ_OFLD_CMD_FETCHRO_S)
#define FW_EQ_OFLD_CMD_FETCHRO_F        FW_EQ_OFLD_CMD_FETCHRO_V(1U)

#define FW_EQ_OFLD_CMD_HOSTFCMODE_S     20
#define FW_EQ_OFLD_CMD_HOSTFCMODE_V(x)  ((x) << FW_EQ_OFLD_CMD_HOSTFCMODE_S)

#define FW_EQ_OFLD_CMD_CPRIO_S          19
#define FW_EQ_OFLD_CMD_CPRIO_V(x)       ((x) << FW_EQ_OFLD_CMD_CPRIO_S)

#define FW_EQ_OFLD_CMD_ONCHIP_S         18
#define FW_EQ_OFLD_CMD_ONCHIP_V(x)      ((x) << FW_EQ_OFLD_CMD_ONCHIP_S)

#define FW_EQ_OFLD_CMD_PCIECHN_S        16
#define FW_EQ_OFLD_CMD_PCIECHN_V(x)     ((x) << FW_EQ_OFLD_CMD_PCIECHN_S)

#define FW_EQ_OFLD_CMD_IQID_S           0
#define FW_EQ_OFLD_CMD_IQID_V(x)        ((x) << FW_EQ_OFLD_CMD_IQID_S)

#define FW_EQ_OFLD_CMD_DCAEN_S          31
#define FW_EQ_OFLD_CMD_DCAEN_V(x)       ((x) << FW_EQ_OFLD_CMD_DCAEN_S)

#define FW_EQ_OFLD_CMD_DCACPU_S         26
#define FW_EQ_OFLD_CMD_DCACPU_V(x)      ((x) << FW_EQ_OFLD_CMD_DCACPU_S)

#define FW_EQ_OFLD_CMD_FBMIN_S          23
#define FW_EQ_OFLD_CMD_FBMIN_V(x)       ((x) << FW_EQ_OFLD_CMD_FBMIN_S)

#define FW_EQ_OFLD_CMD_FBMAX_S          20
#define FW_EQ_OFLD_CMD_FBMAX_V(x)       ((x) << FW_EQ_OFLD_CMD_FBMAX_S)

#define FW_EQ_OFLD_CMD_CIDXFTHRESHO_S           19
#define FW_EQ_OFLD_CMD_CIDXFTHRESHO_V(x)        \
        ((x) << FW_EQ_OFLD_CMD_CIDXFTHRESHO_S)

#define FW_EQ_OFLD_CMD_CIDXFTHRESH_S    16
#define FW_EQ_OFLD_CMD_CIDXFTHRESH_V(x) ((x) << FW_EQ_OFLD_CMD_CIDXFTHRESH_S)

#define FW_EQ_OFLD_CMD_EQSIZE_S         0
#define FW_EQ_OFLD_CMD_EQSIZE_V(x)      ((x) << FW_EQ_OFLD_CMD_EQSIZE_S)

/*
 * Macros for VIID parsing:
 * VIID - [10:8] PFN, [7] VI Valid, [6:0] VI number
 */

#define FW_VIID_PFN_S           8
#define FW_VIID_PFN_M           0x7
#define FW_VIID_PFN_G(x)        (((x) >> FW_VIID_PFN_S) & FW_VIID_PFN_M)

#define FW_VIID_VIVLD_S         7
#define FW_VIID_VIVLD_M         0x1
#define FW_VIID_VIVLD_G(x)      (((x) >> FW_VIID_VIVLD_S) & FW_VIID_VIVLD_M)

#define FW_VIID_VIN_S           0
#define FW_VIID_VIN_M           0x7F
#define FW_VIID_VIN_G(x)        (((x) >> FW_VIID_VIN_S) & FW_VIID_VIN_M)

struct fw_vi_cmd {
        __be32 op_to_vfn;
        __be32 alloc_to_len16;
        __be16 type_viid;
        u8 mac[6];
        u8 portid_pkd;
        u8 nmac;
        u8 nmac0[6];
        __be16 rsssize_pkd;
        u8 nmac1[6];
        __be16 idsiiq_pkd;
        u8 nmac2[6];
        __be16 idseiq_pkd;
        u8 nmac3[6];
        __be64 r9;
        __be64 r10;
};

#define FW_VI_CMD_PFN_S         8
#define FW_VI_CMD_PFN_V(x)      ((x) << FW_VI_CMD_PFN_S)

#define FW_VI_CMD_VFN_S         0
#define FW_VI_CMD_VFN_V(x)      ((x) << FW_VI_CMD_VFN_S)

#define FW_VI_CMD_ALLOC_S       31
#define FW_VI_CMD_ALLOC_V(x)    ((x) << FW_VI_CMD_ALLOC_S)
#define FW_VI_CMD_ALLOC_F       FW_VI_CMD_ALLOC_V(1U)

#define FW_VI_CMD_FREE_S        30
#define FW_VI_CMD_FREE_V(x)     ((x) << FW_VI_CMD_FREE_S)
#define FW_VI_CMD_FREE_F        FW_VI_CMD_FREE_V(1U)

#define FW_VI_CMD_VIID_S        0
#define FW_VI_CMD_VIID_M        0xfff
#define FW_VI_CMD_VIID_V(x)     ((x) << FW_VI_CMD_VIID_S)
#define FW_VI_CMD_VIID_G(x)     (((x) >> FW_VI_CMD_VIID_S) & FW_VI_CMD_VIID_M)

#define FW_VI_CMD_PORTID_S      4
#define FW_VI_CMD_PORTID_M      0xf
#define FW_VI_CMD_PORTID_V(x)   ((x) << FW_VI_CMD_PORTID_S)
#define FW_VI_CMD_PORTID_G(x)   \
        (((x) >> FW_VI_CMD_PORTID_S) & FW_VI_CMD_PORTID_M)

#define FW_VI_CMD_RSSSIZE_S     0
#define FW_VI_CMD_RSSSIZE_M     0x7ff
#define FW_VI_CMD_RSSSIZE_G(x)  \
        (((x) >> FW_VI_CMD_RSSSIZE_S) & FW_VI_CMD_RSSSIZE_M)

/* Special VI_MAC command index ids */
#define FW_VI_MAC_ADD_MAC               0x3FF
#define FW_VI_MAC_ADD_PERSIST_MAC       0x3FE
#define FW_VI_MAC_MAC_BASED_FREE        0x3FD
#define FW_CLS_TCAM_NUM_ENTRIES         336

enum fw_vi_mac_smac {
        FW_VI_MAC_MPS_TCAM_ENTRY,
        FW_VI_MAC_MPS_TCAM_ONLY,
        FW_VI_MAC_SMT_ONLY,
        FW_VI_MAC_SMT_AND_MPSTCAM
};

enum fw_vi_mac_result {
        FW_VI_MAC_R_SUCCESS,
        FW_VI_MAC_R_F_NONEXISTENT_NOMEM,
        FW_VI_MAC_R_SMAC_FAIL,
        FW_VI_MAC_R_F_ACL_CHECK
};

struct fw_vi_mac_cmd {

        __be32 op_to_viid;
        __be32 freemacs_to_len16;
        union fw_vi_mac {
                struct fw_vi_mac_exact {
                        __be16 valid_to_idx;
                        u8 macaddr[6];
                } exact[7];
                struct fw_vi_mac_hash {
                        __be64 hashvec;
                } hash;
        } u;
};

#define FW_VI_MAC_CMD_VIID_S    0
#define FW_VI_MAC_CMD_VIID_V(x) ((x) << FW_VI_MAC_CMD_VIID_S)

#define FW_VI_MAC_CMD_FREEMACS_S        31
#define FW_VI_MAC_CMD_FREEMACS_V(x)     ((x) << FW_VI_MAC_CMD_FREEMACS_S)

#define FW_VI_MAC_CMD_HASHVECEN_S       23
#define FW_VI_MAC_CMD_HASHVECEN_V(x)    ((x) << FW_VI_MAC_CMD_HASHVECEN_S)
#define FW_VI_MAC_CMD_HASHVECEN_F       FW_VI_MAC_CMD_HASHVECEN_V(1U)

#define FW_VI_MAC_CMD_HASHUNIEN_S       22
#define FW_VI_MAC_CMD_HASHUNIEN_V(x)    ((x) << FW_VI_MAC_CMD_HASHUNIEN_S)

#define FW_VI_MAC_CMD_VALID_S           15
#define FW_VI_MAC_CMD_VALID_V(x)        ((x) << FW_VI_MAC_CMD_VALID_S)
#define FW_VI_MAC_CMD_VALID_F   FW_VI_MAC_CMD_VALID_V(1U)

#define FW_VI_MAC_CMD_PRIO_S    12
#define FW_VI_MAC_CMD_PRIO_V(x) ((x) << FW_VI_MAC_CMD_PRIO_S)

#define FW_VI_MAC_CMD_SMAC_RESULT_S     10
#define FW_VI_MAC_CMD_SMAC_RESULT_M     0x3
#define FW_VI_MAC_CMD_SMAC_RESULT_V(x)  ((x) << FW_VI_MAC_CMD_SMAC_RESULT_S)
#define FW_VI_MAC_CMD_SMAC_RESULT_G(x)  \
        (((x) >> FW_VI_MAC_CMD_SMAC_RESULT_S) & FW_VI_MAC_CMD_SMAC_RESULT_M)

#define FW_VI_MAC_CMD_IDX_S     0
#define FW_VI_MAC_CMD_IDX_M     0x3ff
#define FW_VI_MAC_CMD_IDX_V(x)  ((x) << FW_VI_MAC_CMD_IDX_S)
#define FW_VI_MAC_CMD_IDX_G(x)  \
        (((x) >> FW_VI_MAC_CMD_IDX_S) & FW_VI_MAC_CMD_IDX_M)

#define FW_RXMODE_MTU_NO_CHG    65535

struct fw_vi_rxmode_cmd {
        __be32 op_to_viid;
        __be32 retval_len16;
        __be32 mtu_to_vlanexen;
        __be32 r4_lo;
};

#define FW_VI_RXMODE_CMD_VIID_S         0
#define FW_VI_RXMODE_CMD_VIID_V(x)      ((x) << FW_VI_RXMODE_CMD_VIID_S)

#define FW_VI_RXMODE_CMD_MTU_S          16
#define FW_VI_RXMODE_CMD_MTU_M          0xffff
#define FW_VI_RXMODE_CMD_MTU_V(x)       ((x) << FW_VI_RXMODE_CMD_MTU_S)

#define FW_VI_RXMODE_CMD_PROMISCEN_S    14
#define FW_VI_RXMODE_CMD_PROMISCEN_M    0x3
#define FW_VI_RXMODE_CMD_PROMISCEN_V(x) ((x) << FW_VI_RXMODE_CMD_PROMISCEN_S)

#define FW_VI_RXMODE_CMD_ALLMULTIEN_S           12
#define FW_VI_RXMODE_CMD_ALLMULTIEN_M           0x3
#define FW_VI_RXMODE_CMD_ALLMULTIEN_V(x)        \
        ((x) << FW_VI_RXMODE_CMD_ALLMULTIEN_S)

#define FW_VI_RXMODE_CMD_BROADCASTEN_S          10
#define FW_VI_RXMODE_CMD_BROADCASTEN_M          0x3
#define FW_VI_RXMODE_CMD_BROADCASTEN_V(x)       \
        ((x) << FW_VI_RXMODE_CMD_BROADCASTEN_S)

#define FW_VI_RXMODE_CMD_VLANEXEN_S     8
#define FW_VI_RXMODE_CMD_VLANEXEN_M     0x3
#define FW_VI_RXMODE_CMD_VLANEXEN_V(x)  ((x) << FW_VI_RXMODE_CMD_VLANEXEN_S)

struct fw_vi_enable_cmd {
        __be32 op_to_viid;
        __be32 ien_to_len16;
        __be16 blinkdur;
        __be16 r3;
        __be32 r4;
};

#define FW_VI_ENABLE_CMD_VIID_S         0
#define FW_VI_ENABLE_CMD_VIID_V(x)      ((x) << FW_VI_ENABLE_CMD_VIID_S)

#define FW_VI_ENABLE_CMD_IEN_S          31
#define FW_VI_ENABLE_CMD_IEN_V(x)       ((x) << FW_VI_ENABLE_CMD_IEN_S)

#define FW_VI_ENABLE_CMD_EEN_S          30
#define FW_VI_ENABLE_CMD_EEN_V(x)       ((x) << FW_VI_ENABLE_CMD_EEN_S)

#define FW_VI_ENABLE_CMD_LED_S          29
#define FW_VI_ENABLE_CMD_LED_V(x)       ((x) << FW_VI_ENABLE_CMD_LED_S)
#define FW_VI_ENABLE_CMD_LED_F  FW_VI_ENABLE_CMD_LED_V(1U)

#define FW_VI_ENABLE_CMD_DCB_INFO_S     28
#define FW_VI_ENABLE_CMD_DCB_INFO_V(x)  ((x) << FW_VI_ENABLE_CMD_DCB_INFO_S)

/* VI VF stats offset definitions */
#define VI_VF_NUM_STATS 16
enum fw_vi_stats_vf_index {
        FW_VI_VF_STAT_TX_BCAST_BYTES_IX,
        FW_VI_VF_STAT_TX_BCAST_FRAMES_IX,
        FW_VI_VF_STAT_TX_MCAST_BYTES_IX,
        FW_VI_VF_STAT_TX_MCAST_FRAMES_IX,
        FW_VI_VF_STAT_TX_UCAST_BYTES_IX,
        FW_VI_VF_STAT_TX_UCAST_FRAMES_IX,
        FW_VI_VF_STAT_TX_DROP_FRAMES_IX,
        FW_VI_VF_STAT_TX_OFLD_BYTES_IX,
        FW_VI_VF_STAT_TX_OFLD_FRAMES_IX,
        FW_VI_VF_STAT_RX_BCAST_BYTES_IX,
        FW_VI_VF_STAT_RX_BCAST_FRAMES_IX,
        FW_VI_VF_STAT_RX_MCAST_BYTES_IX,
        FW_VI_VF_STAT_RX_MCAST_FRAMES_IX,
        FW_VI_VF_STAT_RX_UCAST_BYTES_IX,
        FW_VI_VF_STAT_RX_UCAST_FRAMES_IX,
        FW_VI_VF_STAT_RX_ERR_FRAMES_IX
};

/* VI PF stats offset definitions */
#define VI_PF_NUM_STATS 17
enum fw_vi_stats_pf_index {
        FW_VI_PF_STAT_TX_BCAST_BYTES_IX,
        FW_VI_PF_STAT_TX_BCAST_FRAMES_IX,
        FW_VI_PF_STAT_TX_MCAST_BYTES_IX,
        FW_VI_PF_STAT_TX_MCAST_FRAMES_IX,
        FW_VI_PF_STAT_TX_UCAST_BYTES_IX,
        FW_VI_PF_STAT_TX_UCAST_FRAMES_IX,
        FW_VI_PF_STAT_TX_OFLD_BYTES_IX,
        FW_VI_PF_STAT_TX_OFLD_FRAMES_IX,
        FW_VI_PF_STAT_RX_BYTES_IX,
        FW_VI_PF_STAT_RX_FRAMES_IX,
        FW_VI_PF_STAT_RX_BCAST_BYTES_IX,
        FW_VI_PF_STAT_RX_BCAST_FRAMES_IX,
        FW_VI_PF_STAT_RX_MCAST_BYTES_IX,
        FW_VI_PF_STAT_RX_MCAST_FRAMES_IX,
        FW_VI_PF_STAT_RX_UCAST_BYTES_IX,
        FW_VI_PF_STAT_RX_UCAST_FRAMES_IX,
        FW_VI_PF_STAT_RX_ERR_FRAMES_IX
};

struct fw_vi_stats_cmd {
        __be32 op_to_viid;
        __be32 retval_len16;
        union fw_vi_stats {
                struct fw_vi_stats_ctl {
                        __be16 nstats_ix;
                        __be16 r6;
                        __be32 r7;
                        __be64 stat0;
                        __be64 stat1;
                        __be64 stat2;
                        __be64 stat3;
                        __be64 stat4;
                        __be64 stat5;
                } ctl;
                struct fw_vi_stats_pf {
                        __be64 tx_bcast_bytes;
                        __be64 tx_bcast_frames;
                        __be64 tx_mcast_bytes;
                        __be64 tx_mcast_frames;
                        __be64 tx_ucast_bytes;
                        __be64 tx_ucast_frames;
                        __be64 tx_offload_bytes;
                        __be64 tx_offload_frames;
                        __be64 rx_pf_bytes;
                        __be64 rx_pf_frames;
                        __be64 rx_bcast_bytes;
                        __be64 rx_bcast_frames;
                        __be64 rx_mcast_bytes;
                        __be64 rx_mcast_frames;
                        __be64 rx_ucast_bytes;
                        __be64 rx_ucast_frames;
                        __be64 rx_err_frames;
                } pf;
                struct fw_vi_stats_vf {
                        __be64 tx_bcast_bytes;
                        __be64 tx_bcast_frames;
                        __be64 tx_mcast_bytes;
                        __be64 tx_mcast_frames;
                        __be64 tx_ucast_bytes;
                        __be64 tx_ucast_frames;
                        __be64 tx_drop_frames;
                        __be64 tx_offload_bytes;
                        __be64 tx_offload_frames;
                        __be64 rx_bcast_bytes;
                        __be64 rx_bcast_frames;
                        __be64 rx_mcast_bytes;
                        __be64 rx_mcast_frames;
                        __be64 rx_ucast_bytes;
                        __be64 rx_ucast_frames;
                        __be64 rx_err_frames;
                } vf;
        } u;
};

#define FW_VI_STATS_CMD_VIID_S          0
#define FW_VI_STATS_CMD_VIID_V(x)       ((x) << FW_VI_STATS_CMD_VIID_S)

#define FW_VI_STATS_CMD_NSTATS_S        12
#define FW_VI_STATS_CMD_NSTATS_V(x)     ((x) << FW_VI_STATS_CMD_NSTATS_S)

#define FW_VI_STATS_CMD_IX_S    0
#define FW_VI_STATS_CMD_IX_V(x) ((x) << FW_VI_STATS_CMD_IX_S)

struct fw_acl_mac_cmd {
        __be32 op_to_vfn;
        __be32 en_to_len16;
        u8 nmac;
        u8 r3[7];
        __be16 r4;
        u8 macaddr0[6];
        __be16 r5;
        u8 macaddr1[6];
        __be16 r6;
        u8 macaddr2[6];
        __be16 r7;
        u8 macaddr3[6];
};

#define FW_ACL_MAC_CMD_PFN_S    8
#define FW_ACL_MAC_CMD_PFN_V(x) ((x) << FW_ACL_MAC_CMD_PFN_S)

#define FW_ACL_MAC_CMD_VFN_S    0
#define FW_ACL_MAC_CMD_VFN_V(x) ((x) << FW_ACL_MAC_CMD_VFN_S)

#define FW_ACL_MAC_CMD_EN_S     31
#define FW_ACL_MAC_CMD_EN_V(x)  ((x) << FW_ACL_MAC_CMD_EN_S)

struct fw_acl_vlan_cmd {
        __be32 op_to_vfn;
        __be32 en_to_len16;
        u8 nvlan;
        u8 dropnovlan_fm;
        u8 r3_lo[6];
        __be16 vlanid[16];
};

#define FW_ACL_VLAN_CMD_PFN_S           8
#define FW_ACL_VLAN_CMD_PFN_V(x)        ((x) << FW_ACL_VLAN_CMD_PFN_S)

#define FW_ACL_VLAN_CMD_VFN_S           0
#define FW_ACL_VLAN_CMD_VFN_V(x)        ((x) << FW_ACL_VLAN_CMD_VFN_S)

#define FW_ACL_VLAN_CMD_EN_S    31
#define FW_ACL_VLAN_CMD_EN_V(x) ((x) << FW_ACL_VLAN_CMD_EN_S)

#define FW_ACL_VLAN_CMD_DROPNOVLAN_S    7
#define FW_ACL_VLAN_CMD_DROPNOVLAN_V(x) ((x) << FW_ACL_VLAN_CMD_DROPNOVLAN_S)

#define FW_ACL_VLAN_CMD_FM_S    6
#define FW_ACL_VLAN_CMD_FM_V(x) ((x) << FW_ACL_VLAN_CMD_FM_S)

enum fw_port_cap {
        FW_PORT_CAP_SPEED_100M          = 0x0001,
        FW_PORT_CAP_SPEED_1G            = 0x0002,
        FW_PORT_CAP_SPEED_25G           = 0x0004,
        FW_PORT_CAP_SPEED_10G           = 0x0008,
        FW_PORT_CAP_SPEED_40G           = 0x0010,
        FW_PORT_CAP_SPEED_100G          = 0x0020,
        FW_PORT_CAP_FC_RX               = 0x0040,
        FW_PORT_CAP_FC_TX               = 0x0080,
        FW_PORT_CAP_ANEG                = 0x0100,
        FW_PORT_CAP_MDIX                = 0x0200,
        FW_PORT_CAP_MDIAUTO             = 0x0400,
        FW_PORT_CAP_FEC_RS              = 0x0800,
        FW_PORT_CAP_FEC_BASER_RS        = 0x1000,
        FW_PORT_CAP_FEC_RESERVED        = 0x2000,
        FW_PORT_CAP_802_3_PAUSE         = 0x4000,
        FW_PORT_CAP_802_3_ASM_DIR       = 0x8000,
};

#define FW_PORT_CAP_SPEED_S     0
#define FW_PORT_CAP_SPEED_M     0x3f
#define FW_PORT_CAP_SPEED_V(x)  ((x) << FW_PORT_CAP_SPEED_S)
#define FW_PORT_CAP_SPEED_G(x) \
        (((x) >> FW_PORT_CAP_SPEED_S) & FW_PORT_CAP_SPEED_M)

enum fw_port_mdi {
        FW_PORT_CAP_MDI_UNCHANGED,
        FW_PORT_CAP_MDI_AUTO,
        FW_PORT_CAP_MDI_F_STRAIGHT,
        FW_PORT_CAP_MDI_F_CROSSOVER
};

#define FW_PORT_CAP_MDI_S 9
#define FW_PORT_CAP_MDI_V(x) ((x) << FW_PORT_CAP_MDI_S)

enum fw_port_action {
        FW_PORT_ACTION_L1_CFG           = 0x0001,
        FW_PORT_ACTION_L2_CFG           = 0x0002,
        FW_PORT_ACTION_GET_PORT_INFO    = 0x0003,
        FW_PORT_ACTION_L2_PPP_CFG       = 0x0004,
        FW_PORT_ACTION_L2_DCB_CFG       = 0x0005,
        FW_PORT_ACTION_DCB_READ_TRANS   = 0x0006,
        FW_PORT_ACTION_DCB_READ_RECV    = 0x0007,
        FW_PORT_ACTION_DCB_READ_DET     = 0x0008,
        FW_PORT_ACTION_LOW_PWR_TO_NORMAL = 0x0010,
        FW_PORT_ACTION_L1_LOW_PWR_EN    = 0x0011,
        FW_PORT_ACTION_L2_WOL_MODE_EN   = 0x0012,
        FW_PORT_ACTION_LPBK_TO_NORMAL   = 0x0020,
        FW_PORT_ACTION_L1_LPBK          = 0x0021,
        FW_PORT_ACTION_L1_PMA_LPBK      = 0x0022,
        FW_PORT_ACTION_L1_PCS_LPBK      = 0x0023,
        FW_PORT_ACTION_L1_PHYXS_CSIDE_LPBK = 0x0024,
        FW_PORT_ACTION_L1_PHYXS_ESIDE_LPBK = 0x0025,
        FW_PORT_ACTION_PHY_RESET        = 0x0040,
        FW_PORT_ACTION_PMA_RESET        = 0x0041,
        FW_PORT_ACTION_PCS_RESET        = 0x0042,
        FW_PORT_ACTION_PHYXS_RESET      = 0x0043,
        FW_PORT_ACTION_DTEXS_REEST      = 0x0044,
        FW_PORT_ACTION_AN_RESET         = 0x0045
};

enum fw_port_l2cfg_ctlbf {
        FW_PORT_L2_CTLBF_OVLAN0 = 0x01,
        FW_PORT_L2_CTLBF_OVLAN1 = 0x02,
        FW_PORT_L2_CTLBF_OVLAN2 = 0x04,
        FW_PORT_L2_CTLBF_OVLAN3 = 0x08,
        FW_PORT_L2_CTLBF_IVLAN  = 0x10,
        FW_PORT_L2_CTLBF_TXIPG  = 0x20
};

enum fw_port_dcb_versions {
        FW_PORT_DCB_VER_UNKNOWN,
        FW_PORT_DCB_VER_CEE1D0,
        FW_PORT_DCB_VER_CEE1D01,
        FW_PORT_DCB_VER_IEEE,
        FW_PORT_DCB_VER_AUTO = 7
};

enum fw_port_dcb_cfg {
        FW_PORT_DCB_CFG_PG      = 0x01,
        FW_PORT_DCB_CFG_PFC     = 0x02,
        FW_PORT_DCB_CFG_APPL    = 0x04
};

enum fw_port_dcb_cfg_rc {
        FW_PORT_DCB_CFG_SUCCESS = 0x0,
        FW_PORT_DCB_CFG_ERROR   = 0x1
};

enum fw_port_dcb_type {
        FW_PORT_DCB_TYPE_PGID           = 0x00,
        FW_PORT_DCB_TYPE_PGRATE         = 0x01,
        FW_PORT_DCB_TYPE_PRIORATE       = 0x02,
        FW_PORT_DCB_TYPE_PFC            = 0x03,
        FW_PORT_DCB_TYPE_APP_ID         = 0x04,
        FW_PORT_DCB_TYPE_CONTROL        = 0x05,
};

enum fw_port_dcb_feature_state {
        FW_PORT_DCB_FEATURE_STATE_PENDING = 0x0,
        FW_PORT_DCB_FEATURE_STATE_SUCCESS = 0x1,
        FW_PORT_DCB_FEATURE_STATE_ERROR = 0x2,
        FW_PORT_DCB_FEATURE_STATE_TIMEOUT = 0x3,
};

struct fw_port_cmd {
        __be32 op_to_portid;
        __be32 action_to_len16;
        union fw_port {
                struct fw_port_l1cfg {
                        __be32 rcap;
                        __be32 r;
                } l1cfg;
                struct fw_port_l2cfg {
                        __u8   ctlbf;
                        __u8   ovlan3_to_ivlan0;
                        __be16 ivlantype;
                        __be16 txipg_force_pinfo;
                        __be16 mtu;
                        __be16 ovlan0mask;
                        __be16 ovlan0type;
                        __be16 ovlan1mask;
                        __be16 ovlan1type;
                        __be16 ovlan2mask;
                        __be16 ovlan2type;
                        __be16 ovlan3mask;
                        __be16 ovlan3type;
                } l2cfg;
                struct fw_port_info {
                        __be32 lstatus_to_modtype;
                        __be16 pcap;
                        __be16 acap;
                        __be16 mtu;
                        __u8   cbllen;
                        __u8   auxlinfo;
                        __u8   dcbxdis_pkd;
                        __u8   r8_lo;
                        __be16 lpacap;
                        __be64 r9;
                } info;
                struct fw_port_diags {
                        __u8   diagop;
                        __u8   r[3];
                        __be32 diagval;
                } diags;
                union fw_port_dcb {
                        struct fw_port_dcb_pgid {
                                __u8   type;
                                __u8   apply_pkd;
                                __u8   r10_lo[2];
                                __be32 pgid;
                                __be64 r11;
                        } pgid;
                        struct fw_port_dcb_pgrate {
                                __u8   type;
                                __u8   apply_pkd;
                                __u8   r10_lo[5];
                                __u8   num_tcs_supported;
                                __u8   pgrate[8];
                                __u8   tsa[8];
                        } pgrate;
                        struct fw_port_dcb_priorate {
                                __u8   type;
                                __u8   apply_pkd;
                                __u8   r10_lo[6];
                                __u8   strict_priorate[8];
                        } priorate;
                        struct fw_port_dcb_pfc {
                                __u8   type;
                                __u8   pfcen;
                                __u8   r10[5];
                                __u8   max_pfc_tcs;
                                __be64 r11;
                        } pfc;
                        struct fw_port_app_priority {
                                __u8   type;
                                __u8   r10[2];
                                __u8   idx;
                                __u8   user_prio_map;
                                __u8   sel_field;
                                __be16 protocolid;
                                __be64 r12;
                        } app_priority;
                        struct fw_port_dcb_control {
                                __u8   type;
                                __u8   all_syncd_pkd;
                                __be16 dcb_version_to_app_state;
                                __be32 r11;
                                __be64 r12;
                        } control;
                } dcb;
        } u;
};

#define FW_PORT_CMD_READ_S      22
#define FW_PORT_CMD_READ_V(x)   ((x) << FW_PORT_CMD_READ_S)
#define FW_PORT_CMD_READ_F      FW_PORT_CMD_READ_V(1U)

#define FW_PORT_CMD_PORTID_S    0
#define FW_PORT_CMD_PORTID_M    0xf
#define FW_PORT_CMD_PORTID_V(x) ((x) << FW_PORT_CMD_PORTID_S)
#define FW_PORT_CMD_PORTID_G(x) \
        (((x) >> FW_PORT_CMD_PORTID_S) & FW_PORT_CMD_PORTID_M)

#define FW_PORT_CMD_ACTION_S    16
#define FW_PORT_CMD_ACTION_M    0xffff
#define FW_PORT_CMD_ACTION_V(x) ((x) << FW_PORT_CMD_ACTION_S)
#define FW_PORT_CMD_ACTION_G(x) \
        (((x) >> FW_PORT_CMD_ACTION_S) & FW_PORT_CMD_ACTION_M)

#define FW_PORT_CMD_OVLAN3_S    7
#define FW_PORT_CMD_OVLAN3_V(x) ((x) << FW_PORT_CMD_OVLAN3_S)

#define FW_PORT_CMD_OVLAN2_S    6
#define FW_PORT_CMD_OVLAN2_V(x) ((x) << FW_PORT_CMD_OVLAN2_S)

#define FW_PORT_CMD_OVLAN1_S    5
#define FW_PORT_CMD_OVLAN1_V(x) ((x) << FW_PORT_CMD_OVLAN1_S)

#define FW_PORT_CMD_OVLAN0_S    4
#define FW_PORT_CMD_OVLAN0_V(x) ((x) << FW_PORT_CMD_OVLAN0_S)

#define FW_PORT_CMD_IVLAN0_S    3
#define FW_PORT_CMD_IVLAN0_V(x) ((x) << FW_PORT_CMD_IVLAN0_S)

#define FW_PORT_CMD_TXIPG_S     3
#define FW_PORT_CMD_TXIPG_V(x)  ((x) << FW_PORT_CMD_TXIPG_S)

#define FW_PORT_CMD_LSTATUS_S           31
#define FW_PORT_CMD_LSTATUS_M           0x1
#define FW_PORT_CMD_LSTATUS_V(x)        ((x) << FW_PORT_CMD_LSTATUS_S)
#define FW_PORT_CMD_LSTATUS_G(x)        \
        (((x) >> FW_PORT_CMD_LSTATUS_S) & FW_PORT_CMD_LSTATUS_M)
#define FW_PORT_CMD_LSTATUS_F   FW_PORT_CMD_LSTATUS_V(1U)

#define FW_PORT_CMD_LSPEED_S    24
#define FW_PORT_CMD_LSPEED_M    0x3f
#define FW_PORT_CMD_LSPEED_V(x) ((x) << FW_PORT_CMD_LSPEED_S)
#define FW_PORT_CMD_LSPEED_G(x) \
        (((x) >> FW_PORT_CMD_LSPEED_S) & FW_PORT_CMD_LSPEED_M)

#define FW_PORT_CMD_TXPAUSE_S           23
#define FW_PORT_CMD_TXPAUSE_V(x)        ((x) << FW_PORT_CMD_TXPAUSE_S)
#define FW_PORT_CMD_TXPAUSE_F   FW_PORT_CMD_TXPAUSE_V(1U)

#define FW_PORT_CMD_RXPAUSE_S           22
#define FW_PORT_CMD_RXPAUSE_V(x)        ((x) << FW_PORT_CMD_RXPAUSE_S)
#define FW_PORT_CMD_RXPAUSE_F   FW_PORT_CMD_RXPAUSE_V(1U)

#define FW_PORT_CMD_MDIOCAP_S           21
#define FW_PORT_CMD_MDIOCAP_V(x)        ((x) << FW_PORT_CMD_MDIOCAP_S)
#define FW_PORT_CMD_MDIOCAP_F   FW_PORT_CMD_MDIOCAP_V(1U)

#define FW_PORT_CMD_MDIOADDR_S          16
#define FW_PORT_CMD_MDIOADDR_M          0x1f
#define FW_PORT_CMD_MDIOADDR_G(x)       \
        (((x) >> FW_PORT_CMD_MDIOADDR_S) & FW_PORT_CMD_MDIOADDR_M)

#define FW_PORT_CMD_LPTXPAUSE_S         15
#define FW_PORT_CMD_LPTXPAUSE_V(x)      ((x) << FW_PORT_CMD_LPTXPAUSE_S)
#define FW_PORT_CMD_LPTXPAUSE_F FW_PORT_CMD_LPTXPAUSE_V(1U)

#define FW_PORT_CMD_LPRXPAUSE_S         14
#define FW_PORT_CMD_LPRXPAUSE_V(x)      ((x) << FW_PORT_CMD_LPRXPAUSE_S)
#define FW_PORT_CMD_LPRXPAUSE_F FW_PORT_CMD_LPRXPAUSE_V(1U)

#define FW_PORT_CMD_PTYPE_S     8
#define FW_PORT_CMD_PTYPE_M     0x1f
#define FW_PORT_CMD_PTYPE_G(x)  \
        (((x) >> FW_PORT_CMD_PTYPE_S) & FW_PORT_CMD_PTYPE_M)

#define FW_PORT_CMD_LINKDNRC_S          5
#define FW_PORT_CMD_LINKDNRC_M          0x7
#define FW_PORT_CMD_LINKDNRC_G(x)       \
        (((x) >> FW_PORT_CMD_LINKDNRC_S) & FW_PORT_CMD_LINKDNRC_M)

#define FW_PORT_CMD_MODTYPE_S           0
#define FW_PORT_CMD_MODTYPE_M           0x1f
#define FW_PORT_CMD_MODTYPE_V(x)        ((x) << FW_PORT_CMD_MODTYPE_S)
#define FW_PORT_CMD_MODTYPE_G(x)        \
        (((x) >> FW_PORT_CMD_MODTYPE_S) & FW_PORT_CMD_MODTYPE_M)

#define FW_PORT_CMD_DCBXDIS_S           7
#define FW_PORT_CMD_DCBXDIS_V(x)        ((x) << FW_PORT_CMD_DCBXDIS_S)
#define FW_PORT_CMD_DCBXDIS_F   FW_PORT_CMD_DCBXDIS_V(1U)

#define FW_PORT_CMD_APPLY_S     7
#define FW_PORT_CMD_APPLY_V(x)  ((x) << FW_PORT_CMD_APPLY_S)
#define FW_PORT_CMD_APPLY_F     FW_PORT_CMD_APPLY_V(1U)

#define FW_PORT_CMD_ALL_SYNCD_S         7
#define FW_PORT_CMD_ALL_SYNCD_V(x)      ((x) << FW_PORT_CMD_ALL_SYNCD_S)
#define FW_PORT_CMD_ALL_SYNCD_F FW_PORT_CMD_ALL_SYNCD_V(1U)

#define FW_PORT_CMD_DCB_VERSION_S       12
#define FW_PORT_CMD_DCB_VERSION_M       0x7
#define FW_PORT_CMD_DCB_VERSION_G(x)    \
        (((x) >> FW_PORT_CMD_DCB_VERSION_S) & FW_PORT_CMD_DCB_VERSION_M)

enum fw_port_type {
        FW_PORT_TYPE_FIBER_XFI,
        FW_PORT_TYPE_FIBER_XAUI,
        FW_PORT_TYPE_BT_SGMII,
        FW_PORT_TYPE_BT_XFI,
        FW_PORT_TYPE_BT_XAUI,
        FW_PORT_TYPE_KX4,
        FW_PORT_TYPE_CX4,
        FW_PORT_TYPE_KX,
        FW_PORT_TYPE_KR,
        FW_PORT_TYPE_SFP,
        FW_PORT_TYPE_BP_AP,
        FW_PORT_TYPE_BP4_AP,
        FW_PORT_TYPE_QSFP_10G,
        FW_PORT_TYPE_QSA,
        FW_PORT_TYPE_QSFP,
        FW_PORT_TYPE_BP40_BA,
        FW_PORT_TYPE_KR4_100G,
        FW_PORT_TYPE_CR4_QSFP,
        FW_PORT_TYPE_CR_QSFP,
        FW_PORT_TYPE_CR2_QSFP,
        FW_PORT_TYPE_SFP28,
        FW_PORT_TYPE_KR_SFP28,

        FW_PORT_TYPE_NONE = FW_PORT_CMD_PTYPE_M
};

enum fw_port_module_type {
        FW_PORT_MOD_TYPE_NA,
        FW_PORT_MOD_TYPE_LR,
        FW_PORT_MOD_TYPE_SR,
        FW_PORT_MOD_TYPE_ER,
        FW_PORT_MOD_TYPE_TWINAX_PASSIVE,
        FW_PORT_MOD_TYPE_TWINAX_ACTIVE,
        FW_PORT_MOD_TYPE_LRM,
        FW_PORT_MOD_TYPE_ERROR          = FW_PORT_CMD_MODTYPE_M - 3,
        FW_PORT_MOD_TYPE_UNKNOWN        = FW_PORT_CMD_MODTYPE_M - 2,
        FW_PORT_MOD_TYPE_NOTSUPPORTED   = FW_PORT_CMD_MODTYPE_M - 1,

        FW_PORT_MOD_TYPE_NONE = FW_PORT_CMD_MODTYPE_M
};

enum fw_port_mod_sub_type {
        FW_PORT_MOD_SUB_TYPE_NA,
        FW_PORT_MOD_SUB_TYPE_MV88E114X = 0x1,
        FW_PORT_MOD_SUB_TYPE_TN8022 = 0x2,
        FW_PORT_MOD_SUB_TYPE_AQ1202 = 0x3,
        FW_PORT_MOD_SUB_TYPE_88x3120 = 0x4,
        FW_PORT_MOD_SUB_TYPE_BCM84834 = 0x5,
        FW_PORT_MOD_SUB_TYPE_BT_VSC8634 = 0x8,

        /* The following will never been in the VPD.  They are TWINAX cable
         * lengths decoded from SFP+ module i2c PROMs.  These should
         * almost certainly go somewhere else ...
         */
        FW_PORT_MOD_SUB_TYPE_TWINAX_1 = 0x9,
        FW_PORT_MOD_SUB_TYPE_TWINAX_3 = 0xA,
        FW_PORT_MOD_SUB_TYPE_TWINAX_5 = 0xB,
        FW_PORT_MOD_SUB_TYPE_TWINAX_7 = 0xC,
};

enum fw_port_stats_tx_index {
        FW_STAT_TX_PORT_BYTES_IX = 0,
        FW_STAT_TX_PORT_FRAMES_IX,
        FW_STAT_TX_PORT_BCAST_IX,
        FW_STAT_TX_PORT_MCAST_IX,
        FW_STAT_TX_PORT_UCAST_IX,
        FW_STAT_TX_PORT_ERROR_IX,
        FW_STAT_TX_PORT_64B_IX,
        FW_STAT_TX_PORT_65B_127B_IX,
        FW_STAT_TX_PORT_128B_255B_IX,
        FW_STAT_TX_PORT_256B_511B_IX,
        FW_STAT_TX_PORT_512B_1023B_IX,
        FW_STAT_TX_PORT_1024B_1518B_IX,
        FW_STAT_TX_PORT_1519B_MAX_IX,
        FW_STAT_TX_PORT_DROP_IX,
        FW_STAT_TX_PORT_PAUSE_IX,
        FW_STAT_TX_PORT_PPP0_IX,
        FW_STAT_TX_PORT_PPP1_IX,
        FW_STAT_TX_PORT_PPP2_IX,
        FW_STAT_TX_PORT_PPP3_IX,
        FW_STAT_TX_PORT_PPP4_IX,
        FW_STAT_TX_PORT_PPP5_IX,
        FW_STAT_TX_PORT_PPP6_IX,
        FW_STAT_TX_PORT_PPP7_IX,
        FW_NUM_PORT_TX_STATS
};

enum fw_port_stat_rx_index {
        FW_STAT_RX_PORT_BYTES_IX = 0,
        FW_STAT_RX_PORT_FRAMES_IX,
        FW_STAT_RX_PORT_BCAST_IX,
        FW_STAT_RX_PORT_MCAST_IX,
        FW_STAT_RX_PORT_UCAST_IX,
        FW_STAT_RX_PORT_MTU_ERROR_IX,
        FW_STAT_RX_PORT_MTU_CRC_ERROR_IX,
        FW_STAT_RX_PORT_CRC_ERROR_IX,
        FW_STAT_RX_PORT_LEN_ERROR_IX,
        FW_STAT_RX_PORT_SYM_ERROR_IX,
        FW_STAT_RX_PORT_64B_IX,
        FW_STAT_RX_PORT_65B_127B_IX,
        FW_STAT_RX_PORT_128B_255B_IX,
        FW_STAT_RX_PORT_256B_511B_IX,
        FW_STAT_RX_PORT_512B_1023B_IX,
        FW_STAT_RX_PORT_1024B_1518B_IX,
        FW_STAT_RX_PORT_1519B_MAX_IX,
        FW_STAT_RX_PORT_PAUSE_IX,
        FW_STAT_RX_PORT_PPP0_IX,
        FW_STAT_RX_PORT_PPP1_IX,
        FW_STAT_RX_PORT_PPP2_IX,
        FW_STAT_RX_PORT_PPP3_IX,
        FW_STAT_RX_PORT_PPP4_IX,
        FW_STAT_RX_PORT_PPP5_IX,
        FW_STAT_RX_PORT_PPP6_IX,
        FW_STAT_RX_PORT_PPP7_IX,
        FW_STAT_RX_PORT_LESS_64B_IX,
        FW_STAT_RX_PORT_MAC_ERROR_IX,
        FW_NUM_PORT_RX_STATS
};

/* port stats */
#define FW_NUM_PORT_STATS (FW_NUM_PORT_TX_STATS + FW_NUM_PORT_RX_STATS)

struct fw_port_stats_cmd {
        __be32 op_to_portid;
        __be32 retval_len16;
        union fw_port_stats {
                struct fw_port_stats_ctl {
                        u8 nstats_bg_bm;
                        u8 tx_ix;
                        __be16 r6;
                        __be32 r7;
                        __be64 stat0;
                        __be64 stat1;
                        __be64 stat2;
                        __be64 stat3;
                        __be64 stat4;
                        __be64 stat5;
                } ctl;
                struct fw_port_stats_all {
                        __be64 tx_bytes;
                        __be64 tx_frames;
                        __be64 tx_bcast;
                        __be64 tx_mcast;
                        __be64 tx_ucast;
                        __be64 tx_error;
                        __be64 tx_64b;
                        __be64 tx_65b_127b;
                        __be64 tx_128b_255b;
                        __be64 tx_256b_511b;
                        __be64 tx_512b_1023b;
                        __be64 tx_1024b_1518b;
                        __be64 tx_1519b_max;
                        __be64 tx_drop;
                        __be64 tx_pause;
                        __be64 tx_ppp0;
                        __be64 tx_ppp1;
                        __be64 tx_ppp2;
                        __be64 tx_ppp3;
                        __be64 tx_ppp4;
                        __be64 tx_ppp5;
                        __be64 tx_ppp6;
                        __be64 tx_ppp7;
                        __be64 rx_bytes;
                        __be64 rx_frames;
                        __be64 rx_bcast;
                        __be64 rx_mcast;
                        __be64 rx_ucast;
                        __be64 rx_mtu_error;
                        __be64 rx_mtu_crc_error;
                        __be64 rx_crc_error;
                        __be64 rx_len_error;
                        __be64 rx_sym_error;
                        __be64 rx_64b;
                        __be64 rx_65b_127b;
                        __be64 rx_128b_255b;
                        __be64 rx_256b_511b;
                        __be64 rx_512b_1023b;
                        __be64 rx_1024b_1518b;
                        __be64 rx_1519b_max;
                        __be64 rx_pause;
                        __be64 rx_ppp0;
                        __be64 rx_ppp1;
                        __be64 rx_ppp2;
                        __be64 rx_ppp3;
                        __be64 rx_ppp4;
                        __be64 rx_ppp5;
                        __be64 rx_ppp6;
                        __be64 rx_ppp7;
                        __be64 rx_less_64b;
                        __be64 rx_bg_drop;
                        __be64 rx_bg_trunc;
                } all;
        } u;
};

/* port loopback stats */
#define FW_NUM_LB_STATS 16
enum fw_port_lb_stats_index {
        FW_STAT_LB_PORT_BYTES_IX,
        FW_STAT_LB_PORT_FRAMES_IX,
        FW_STAT_LB_PORT_BCAST_IX,
        FW_STAT_LB_PORT_MCAST_IX,
        FW_STAT_LB_PORT_UCAST_IX,
        FW_STAT_LB_PORT_ERROR_IX,
        FW_STAT_LB_PORT_64B_IX,
        FW_STAT_LB_PORT_65B_127B_IX,
        FW_STAT_LB_PORT_128B_255B_IX,
        FW_STAT_LB_PORT_256B_511B_IX,
        FW_STAT_LB_PORT_512B_1023B_IX,
        FW_STAT_LB_PORT_1024B_1518B_IX,
        FW_STAT_LB_PORT_1519B_MAX_IX,
        FW_STAT_LB_PORT_DROP_FRAMES_IX
};

struct fw_port_lb_stats_cmd {
        __be32 op_to_lbport;
        __be32 retval_len16;
        union fw_port_lb_stats {
                struct fw_port_lb_stats_ctl {
                        u8 nstats_bg_bm;
                        u8 ix_pkd;
                        __be16 r6;
                        __be32 r7;
                        __be64 stat0;
                        __be64 stat1;
                        __be64 stat2;
                        __be64 stat3;
                        __be64 stat4;
                        __be64 stat5;
                } ctl;
                struct fw_port_lb_stats_all {
                        __be64 tx_bytes;
                        __be64 tx_frames;
                        __be64 tx_bcast;
                        __be64 tx_mcast;
                        __be64 tx_ucast;
                        __be64 tx_error;
                        __be64 tx_64b;
                        __be64 tx_65b_127b;
                        __be64 tx_128b_255b;
                        __be64 tx_256b_511b;
                        __be64 tx_512b_1023b;
                        __be64 tx_1024b_1518b;
                        __be64 tx_1519b_max;
                        __be64 rx_lb_drop;
                        __be64 rx_lb_trunc;
                } all;
        } u;
};

enum fw_ptp_subop {
        /* none */
        FW_PTP_SC_INIT_TIMER            = 0x00,
        FW_PTP_SC_TX_TYPE               = 0x01,
        /* init */
        FW_PTP_SC_RXTIME_STAMP          = 0x08,
        FW_PTP_SC_RDRX_TYPE             = 0x09,
        /* ts */
        FW_PTP_SC_ADJ_FREQ              = 0x10,
        FW_PTP_SC_ADJ_TIME              = 0x11,
        FW_PTP_SC_ADJ_FTIME             = 0x12,
        FW_PTP_SC_WALL_CLOCK            = 0x13,
        FW_PTP_SC_GET_TIME              = 0x14,
        FW_PTP_SC_SET_TIME              = 0x15,
};

struct fw_ptp_cmd {
        __be32 op_to_portid;
        __be32 retval_len16;
        union fw_ptp {
                struct fw_ptp_sc {
                        __u8   sc;
                        __u8   r3[7];
                } scmd;
                struct fw_ptp_init {
                        __u8   sc;
                        __u8   txchan;
                        __be16 absid;
                        __be16 mode;
                        __be16 r3;
                } init;
                struct fw_ptp_ts {
                        __u8   sc;
                        __u8   sign;
                        __be16 r3;
                        __be32 ppb;
                        __be64 tm;
                } ts;
        } u;
        __be64 r3;
};

#define FW_PTP_CMD_PORTID_S             0
#define FW_PTP_CMD_PORTID_M             0xf
#define FW_PTP_CMD_PORTID_V(x)          ((x) << FW_PTP_CMD_PORTID_S)
#define FW_PTP_CMD_PORTID_G(x)          \
        (((x) >> FW_PTP_CMD_PORTID_S) & FW_PTP_CMD_PORTID_M)

struct fw_rss_ind_tbl_cmd {
        __be32 op_to_viid;
        __be32 retval_len16;
        __be16 niqid;
        __be16 startidx;
        __be32 r3;
        __be32 iq0_to_iq2;
        __be32 iq3_to_iq5;
        __be32 iq6_to_iq8;
        __be32 iq9_to_iq11;
        __be32 iq12_to_iq14;
        __be32 iq15_to_iq17;
        __be32 iq18_to_iq20;
        __be32 iq21_to_iq23;
        __be32 iq24_to_iq26;
        __be32 iq27_to_iq29;
        __be32 iq30_iq31;
        __be32 r15_lo;
};

#define FW_RSS_IND_TBL_CMD_VIID_S       0
#define FW_RSS_IND_TBL_CMD_VIID_V(x)    ((x) << FW_RSS_IND_TBL_CMD_VIID_S)

#define FW_RSS_IND_TBL_CMD_IQ0_S        20
#define FW_RSS_IND_TBL_CMD_IQ0_V(x)     ((x) << FW_RSS_IND_TBL_CMD_IQ0_S)

#define FW_RSS_IND_TBL_CMD_IQ1_S        10
#define FW_RSS_IND_TBL_CMD_IQ1_V(x)     ((x) << FW_RSS_IND_TBL_CMD_IQ1_S)

#define FW_RSS_IND_TBL_CMD_IQ2_S        0
#define FW_RSS_IND_TBL_CMD_IQ2_V(x)     ((x) << FW_RSS_IND_TBL_CMD_IQ2_S)

struct fw_rss_glb_config_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        union fw_rss_glb_config {
                struct fw_rss_glb_config_manual {
                        __be32 mode_pkd;
                        __be32 r3;
                        __be64 r4;
                        __be64 r5;
                } manual;
                struct fw_rss_glb_config_basicvirtual {
                        __be32 mode_pkd;
                        __be32 synmapen_to_hashtoeplitz;
                        __be64 r8;
                        __be64 r9;
                } basicvirtual;
        } u;
};

#define FW_RSS_GLB_CONFIG_CMD_MODE_S    28
#define FW_RSS_GLB_CONFIG_CMD_MODE_M    0xf
#define FW_RSS_GLB_CONFIG_CMD_MODE_V(x) ((x) << FW_RSS_GLB_CONFIG_CMD_MODE_S)
#define FW_RSS_GLB_CONFIG_CMD_MODE_G(x) \
        (((x) >> FW_RSS_GLB_CONFIG_CMD_MODE_S) & FW_RSS_GLB_CONFIG_CMD_MODE_M)

#define FW_RSS_GLB_CONFIG_CMD_MODE_MANUAL       0
#define FW_RSS_GLB_CONFIG_CMD_MODE_BASICVIRTUAL 1

#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_S        8
#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_V(x)     \
        ((x) << FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_S)
#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_F        \
        FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_S           7
#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_V(x)        \
        ((x) << FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_S)
#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_F   \
        FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_S           6
#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_V(x)        \
        ((x) << FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_S)
#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_F   \
        FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_S           5
#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_V(x)        \
        ((x) << FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_S)
#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_F   \
        FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_S           4
#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_V(x)        \
        ((x) << FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_S)
#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_F   \
        FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_S        3
#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_V(x)     \
        ((x) << FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_S)
#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_F        \
        FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_S        2
#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_V(x)     \
        ((x) << FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_S)
#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_F        \
        FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_S       1
#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_V(x)    \
        ((x) << FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_S)
#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_F       \
        FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_V(1U)

#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_S    0
#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_V(x) \
        ((x) << FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_S)
#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_F    \
        FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_V(1U)

struct fw_rss_vi_config_cmd {
        __be32 op_to_viid;
#define FW_RSS_VI_CONFIG_CMD_VIID(x) ((x) << 0)
        __be32 retval_len16;
        union fw_rss_vi_config {
                struct fw_rss_vi_config_manual {
                        __be64 r3;
                        __be64 r4;
                        __be64 r5;
                } manual;
                struct fw_rss_vi_config_basicvirtual {
                        __be32 r6;
                        __be32 defaultq_to_udpen;
                        __be64 r9;
                        __be64 r10;
                } basicvirtual;
        } u;
};

#define FW_RSS_VI_CONFIG_CMD_VIID_S     0
#define FW_RSS_VI_CONFIG_CMD_VIID_V(x)  ((x) << FW_RSS_VI_CONFIG_CMD_VIID_S)

#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S         16
#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_M         0x3ff
#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_V(x)      \
        ((x) << FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S)
#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_G(x)      \
        (((x) >> FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S) & \
         FW_RSS_VI_CONFIG_CMD_DEFAULTQ_M)

#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_S     4
#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_V(x)  \
        ((x) << FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_S)
#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_F     \
        FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_V(1U)

#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_S      3
#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_V(x)   \
        ((x) << FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_S)
#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_F      \
        FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_V(1U)

#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_S     2
#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_V(x)  \
        ((x) << FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_S)
#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_F     \
        FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_V(1U)

#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_S      1
#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_V(x)   \
        ((x) << FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_S)
#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_F      \
        FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_V(1U)

#define FW_RSS_VI_CONFIG_CMD_UDPEN_S    0
#define FW_RSS_VI_CONFIG_CMD_UDPEN_V(x) ((x) << FW_RSS_VI_CONFIG_CMD_UDPEN_S)
#define FW_RSS_VI_CONFIG_CMD_UDPEN_F    FW_RSS_VI_CONFIG_CMD_UDPEN_V(1U)

enum fw_sched_sc {
        FW_SCHED_SC_PARAMS              = 1,
};

struct fw_sched_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        union fw_sched {
                struct fw_sched_config {
                        __u8   sc;
                        __u8   type;
                        __u8   minmaxen;
                        __u8   r3[5];
                        __u8   nclasses[4];
                        __be32 r4;
                } config;
                struct fw_sched_params {
                        __u8   sc;
                        __u8   type;
                        __u8   level;
                        __u8   mode;
                        __u8   unit;
                        __u8   rate;
                        __u8   ch;
                        __u8   cl;
                        __be32 min;
                        __be32 max;
                        __be16 weight;
                        __be16 pktsize;
                        __be16 burstsize;
                        __be16 r4;
                } params;
        } u;
};

struct fw_clip_cmd {
        __be32 op_to_write;
        __be32 alloc_to_len16;
        __be64 ip_hi;
        __be64 ip_lo;
        __be32 r4[2];
};

#define FW_CLIP_CMD_ALLOC_S     31
#define FW_CLIP_CMD_ALLOC_V(x)  ((x) << FW_CLIP_CMD_ALLOC_S)
#define FW_CLIP_CMD_ALLOC_F     FW_CLIP_CMD_ALLOC_V(1U)

#define FW_CLIP_CMD_FREE_S      30
#define FW_CLIP_CMD_FREE_V(x)   ((x) << FW_CLIP_CMD_FREE_S)
#define FW_CLIP_CMD_FREE_F      FW_CLIP_CMD_FREE_V(1U)

enum fw_error_type {
        FW_ERROR_TYPE_EXCEPTION         = 0x0,
        FW_ERROR_TYPE_HWMODULE          = 0x1,
        FW_ERROR_TYPE_WR                = 0x2,
        FW_ERROR_TYPE_ACL               = 0x3,
};

struct fw_error_cmd {
        __be32 op_to_type;
        __be32 len16_pkd;
        union fw_error {
                struct fw_error_exception {
                        __be32 info[6];
                } exception;
                struct fw_error_hwmodule {
                        __be32 regaddr;
                        __be32 regval;
                } hwmodule;
                struct fw_error_wr {
                        __be16 cidx;
                        __be16 pfn_vfn;
                        __be32 eqid;
                        u8 wrhdr[16];
                } wr;
                struct fw_error_acl {
                        __be16 cidx;
                        __be16 pfn_vfn;
                        __be32 eqid;
                        __be16 mv_pkd;
                        u8 val[6];
                        __be64 r4;
                } acl;
        } u;
};

struct fw_debug_cmd {
        __be32 op_type;
        __be32 len16_pkd;
        union fw_debug {
                struct fw_debug_assert {
                        __be32 fcid;
                        __be32 line;
                        __be32 x;
                        __be32 y;
                        u8 filename_0_7[8];
                        u8 filename_8_15[8];
                        __be64 r3;
                } assert;
                struct fw_debug_prt {
                        __be16 dprtstridx;
                        __be16 r3[3];
                        __be32 dprtstrparam0;
                        __be32 dprtstrparam1;
                        __be32 dprtstrparam2;
                        __be32 dprtstrparam3;
                } prt;
        } u;
};

#define FW_DEBUG_CMD_TYPE_S     0
#define FW_DEBUG_CMD_TYPE_M     0xff
#define FW_DEBUG_CMD_TYPE_G(x)  \
        (((x) >> FW_DEBUG_CMD_TYPE_S) & FW_DEBUG_CMD_TYPE_M)

enum pcie_fw_eval {
        PCIE_FW_EVAL_CRASH = 0,
};

#define PCIE_FW_ERR_S           31
#define PCIE_FW_ERR_V(x)        ((x) << PCIE_FW_ERR_S)
#define PCIE_FW_ERR_F           PCIE_FW_ERR_V(1U)

#define PCIE_FW_INIT_S          30
#define PCIE_FW_INIT_V(x)       ((x) << PCIE_FW_INIT_S)
#define PCIE_FW_INIT_F          PCIE_FW_INIT_V(1U)

#define PCIE_FW_HALT_S          29
#define PCIE_FW_HALT_V(x)       ((x) << PCIE_FW_HALT_S)
#define PCIE_FW_HALT_F          PCIE_FW_HALT_V(1U)

#define PCIE_FW_EVAL_S          24
#define PCIE_FW_EVAL_M          0x7
#define PCIE_FW_EVAL_G(x)       (((x) >> PCIE_FW_EVAL_S) & PCIE_FW_EVAL_M)

#define PCIE_FW_MASTER_VLD_S    15
#define PCIE_FW_MASTER_VLD_V(x) ((x) << PCIE_FW_MASTER_VLD_S)
#define PCIE_FW_MASTER_VLD_F    PCIE_FW_MASTER_VLD_V(1U)

#define PCIE_FW_MASTER_S        12
#define PCIE_FW_MASTER_M        0x7
#define PCIE_FW_MASTER_V(x)     ((x) << PCIE_FW_MASTER_S)
#define PCIE_FW_MASTER_G(x)     (((x) >> PCIE_FW_MASTER_S) & PCIE_FW_MASTER_M)

struct fw_hdr {
        u8 ver;
        u8 chip;                        /* terminator chip type */
        __be16  len512;                 /* bin length in units of 512-bytes */
        __be32  fw_ver;                 /* firmware version */
        __be32  tp_microcode_ver;
        u8 intfver_nic;
        u8 intfver_vnic;
        u8 intfver_ofld;
        u8 intfver_ri;
        u8 intfver_iscsipdu;
        u8 intfver_iscsi;
        u8 intfver_fcoepdu;
        u8 intfver_fcoe;
        __u32   reserved2;
        __u32   reserved3;
        __u32   reserved4;
        __be32  flags;
        __be32  reserved6[23];
};

enum fw_hdr_chip {
        FW_HDR_CHIP_T4,
        FW_HDR_CHIP_T5,
        FW_HDR_CHIP_T6
};

#define FW_HDR_FW_VER_MAJOR_S   24
#define FW_HDR_FW_VER_MAJOR_M   0xff
#define FW_HDR_FW_VER_MAJOR_V(x) \
        ((x) << FW_HDR_FW_VER_MAJOR_S)
#define FW_HDR_FW_VER_MAJOR_G(x) \
        (((x) >> FW_HDR_FW_VER_MAJOR_S) & FW_HDR_FW_VER_MAJOR_M)

#define FW_HDR_FW_VER_MINOR_S   16
#define FW_HDR_FW_VER_MINOR_M   0xff
#define FW_HDR_FW_VER_MINOR_V(x) \
        ((x) << FW_HDR_FW_VER_MINOR_S)
#define FW_HDR_FW_VER_MINOR_G(x) \
        (((x) >> FW_HDR_FW_VER_MINOR_S) & FW_HDR_FW_VER_MINOR_M)

#define FW_HDR_FW_VER_MICRO_S   8
#define FW_HDR_FW_VER_MICRO_M   0xff
#define FW_HDR_FW_VER_MICRO_V(x) \
        ((x) << FW_HDR_FW_VER_MICRO_S)
#define FW_HDR_FW_VER_MICRO_G(x) \
        (((x) >> FW_HDR_FW_VER_MICRO_S) & FW_HDR_FW_VER_MICRO_M)

#define FW_HDR_FW_VER_BUILD_S   0
#define FW_HDR_FW_VER_BUILD_M   0xff
#define FW_HDR_FW_VER_BUILD_V(x) \
        ((x) << FW_HDR_FW_VER_BUILD_S)
#define FW_HDR_FW_VER_BUILD_G(x) \
        (((x) >> FW_HDR_FW_VER_BUILD_S) & FW_HDR_FW_VER_BUILD_M)

enum fw_hdr_intfver {
        FW_HDR_INTFVER_NIC      = 0x00,
        FW_HDR_INTFVER_VNIC     = 0x00,
        FW_HDR_INTFVER_OFLD     = 0x00,
        FW_HDR_INTFVER_RI       = 0x00,
        FW_HDR_INTFVER_ISCSIPDU = 0x00,
        FW_HDR_INTFVER_ISCSI    = 0x00,
        FW_HDR_INTFVER_FCOEPDU  = 0x00,
        FW_HDR_INTFVER_FCOE     = 0x00,
};

enum fw_hdr_flags {
        FW_HDR_FLAGS_RESET_HALT = 0x00000001,
};

/* length of the formatting string  */
#define FW_DEVLOG_FMT_LEN       192

/* maximum number of the formatting string parameters */
#define FW_DEVLOG_FMT_PARAMS_NUM 8

/* priority levels */
enum fw_devlog_level {
        FW_DEVLOG_LEVEL_EMERG   = 0x0,
        FW_DEVLOG_LEVEL_CRIT    = 0x1,
        FW_DEVLOG_LEVEL_ERR     = 0x2,
        FW_DEVLOG_LEVEL_NOTICE  = 0x3,
        FW_DEVLOG_LEVEL_INFO    = 0x4,
        FW_DEVLOG_LEVEL_DEBUG   = 0x5,
        FW_DEVLOG_LEVEL_MAX     = 0x5,
};

/* facilities that may send a log message */
enum fw_devlog_facility {
        FW_DEVLOG_FACILITY_CORE         = 0x00,
        FW_DEVLOG_FACILITY_CF           = 0x01,
        FW_DEVLOG_FACILITY_SCHED        = 0x02,
        FW_DEVLOG_FACILITY_TIMER        = 0x04,
        FW_DEVLOG_FACILITY_RES          = 0x06,
        FW_DEVLOG_FACILITY_HW           = 0x08,
        FW_DEVLOG_FACILITY_FLR          = 0x10,
        FW_DEVLOG_FACILITY_DMAQ         = 0x12,
        FW_DEVLOG_FACILITY_PHY          = 0x14,
        FW_DEVLOG_FACILITY_MAC          = 0x16,
        FW_DEVLOG_FACILITY_PORT         = 0x18,
        FW_DEVLOG_FACILITY_VI           = 0x1A,
        FW_DEVLOG_FACILITY_FILTER       = 0x1C,
        FW_DEVLOG_FACILITY_ACL          = 0x1E,
        FW_DEVLOG_FACILITY_TM           = 0x20,
        FW_DEVLOG_FACILITY_QFC          = 0x22,
        FW_DEVLOG_FACILITY_DCB          = 0x24,
        FW_DEVLOG_FACILITY_ETH          = 0x26,
        FW_DEVLOG_FACILITY_OFLD         = 0x28,
        FW_DEVLOG_FACILITY_RI           = 0x2A,
        FW_DEVLOG_FACILITY_ISCSI        = 0x2C,
        FW_DEVLOG_FACILITY_FCOE         = 0x2E,
        FW_DEVLOG_FACILITY_FOISCSI      = 0x30,
        FW_DEVLOG_FACILITY_FOFCOE       = 0x32,
        FW_DEVLOG_FACILITY_CHNET        = 0x34,
        FW_DEVLOG_FACILITY_MAX          = 0x34,
};

/* log message format */
struct fw_devlog_e {
        __be64  timestamp;
        __be32  seqno;
        __be16  reserved1;
        __u8    level;
        __u8    facility;
        __u8    fmt[FW_DEVLOG_FMT_LEN];
        __be32  params[FW_DEVLOG_FMT_PARAMS_NUM];
        __be32  reserved3[4];
};

struct fw_devlog_cmd {
        __be32 op_to_write;
        __be32 retval_len16;
        __u8   level;
        __u8   r2[7];
        __be32 memtype_devlog_memaddr16_devlog;
        __be32 memsize_devlog;
        __be32 r3[2];
};

#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S          28
#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M          0xf
#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_G(x)       \
        (((x) >> FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S) & \
         FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M)

#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S        0
#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M        0xfffffff
#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_G(x)     \
        (((x) >> FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S) & \
         FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M)

/* P C I E   F W   P F 7   R E G I S T E R */

/* PF7 stores the Firmware Device Log parameters which allows Host Drivers to
 * access the "devlog" which needing to contact firmware.  The encoding is
 * mostly the same as that returned by the DEVLOG command except for the size
 * which is encoded as the number of entries in multiples-1 of 128 here rather
 * than the memory size as is done in the DEVLOG command.  Thus, 0 means 128
 * and 15 means 2048.  This of course in turn constrains the allowed values
 * for the devlog size ...
 */
#define PCIE_FW_PF_DEVLOG               7

#define PCIE_FW_PF_DEVLOG_NENTRIES128_S 28
#define PCIE_FW_PF_DEVLOG_NENTRIES128_M 0xf
#define PCIE_FW_PF_DEVLOG_NENTRIES128_V(x) \
        ((x) << PCIE_FW_PF_DEVLOG_NENTRIES128_S)
#define PCIE_FW_PF_DEVLOG_NENTRIES128_G(x) \
        (((x) >> PCIE_FW_PF_DEVLOG_NENTRIES128_S) & \
         PCIE_FW_PF_DEVLOG_NENTRIES128_M)

#define PCIE_FW_PF_DEVLOG_ADDR16_S      4
#define PCIE_FW_PF_DEVLOG_ADDR16_M      0xffffff
#define PCIE_FW_PF_DEVLOG_ADDR16_V(x)   ((x) << PCIE_FW_PF_DEVLOG_ADDR16_S)
#define PCIE_FW_PF_DEVLOG_ADDR16_G(x) \
        (((x) >> PCIE_FW_PF_DEVLOG_ADDR16_S) & PCIE_FW_PF_DEVLOG_ADDR16_M)

#define PCIE_FW_PF_DEVLOG_MEMTYPE_S     0
#define PCIE_FW_PF_DEVLOG_MEMTYPE_M     0xf
#define PCIE_FW_PF_DEVLOG_MEMTYPE_V(x)  ((x) << PCIE_FW_PF_DEVLOG_MEMTYPE_S)
#define PCIE_FW_PF_DEVLOG_MEMTYPE_G(x) \
        (((x) >> PCIE_FW_PF_DEVLOG_MEMTYPE_S) & PCIE_FW_PF_DEVLOG_MEMTYPE_M)

#define MAX_IMM_OFLD_TX_DATA_WR_LEN (0xff + sizeof(struct fw_ofld_tx_data_wr))

struct fw_crypto_lookaside_wr {
        __be32 op_to_cctx_size;
        __be32 len16_pkd;
        __be32 session_id;
        __be32 rx_chid_to_rx_q_id;
        __be32 key_addr;
        __be32 pld_size_hash_size;
        __be64 cookie;
};

#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_S 24
#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_M 0xff
#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_OPCODE_S)
#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_OPCODE_S) & \
         FW_CRYPTO_LOOKASIDE_WR_OPCODE_M)

#define FW_CRYPTO_LOOKASIDE_WR_COMPL_S 23
#define FW_CRYPTO_LOOKASIDE_WR_COMPL_M 0x1
#define FW_CRYPTO_LOOKASIDE_WR_COMPL_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_COMPL_S)
#define FW_CRYPTO_LOOKASIDE_WR_COMPL_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_COMPL_S) & \
         FW_CRYPTO_LOOKASIDE_WR_COMPL_M)
#define FW_CRYPTO_LOOKASIDE_WR_COMPL_F FW_CRYPTO_LOOKASIDE_WR_COMPL_V(1U)

#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S 15
#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_M 0xff
#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S)
#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S) & \
         FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_M)

#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S 5
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_M 0x3
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S)
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S) & \
         FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_M)

#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S 0
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_M 0x1f
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S)
#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S) & \
         FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_M)

#define FW_CRYPTO_LOOKASIDE_WR_LEN16_S 0
#define FW_CRYPTO_LOOKASIDE_WR_LEN16_M 0xff
#define FW_CRYPTO_LOOKASIDE_WR_LEN16_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_LEN16_S)
#define FW_CRYPTO_LOOKASIDE_WR_LEN16_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_LEN16_S) & \
         FW_CRYPTO_LOOKASIDE_WR_LEN16_M)

#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S 29
#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_M 0x3
#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S)
#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S) & \
         FW_CRYPTO_LOOKASIDE_WR_RX_CHID_M)

#define FW_CRYPTO_LOOKASIDE_WR_LCB_S  27
#define FW_CRYPTO_LOOKASIDE_WR_LCB_M  0x3
#define FW_CRYPTO_LOOKASIDE_WR_LCB_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_LCB_S)
#define FW_CRYPTO_LOOKASIDE_WR_LCB_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_LCB_S) & FW_CRYPTO_LOOKASIDE_WR_LCB_M)

#define FW_CRYPTO_LOOKASIDE_WR_PHASH_S 25
#define FW_CRYPTO_LOOKASIDE_WR_PHASH_M 0x3
#define FW_CRYPTO_LOOKASIDE_WR_PHASH_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_PHASH_S)
#define FW_CRYPTO_LOOKASIDE_WR_PHASH_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_PHASH_S) & \
         FW_CRYPTO_LOOKASIDE_WR_PHASH_M)

#define FW_CRYPTO_LOOKASIDE_WR_IV_S   23
#define FW_CRYPTO_LOOKASIDE_WR_IV_M   0x3
#define FW_CRYPTO_LOOKASIDE_WR_IV_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_IV_S)
#define FW_CRYPTO_LOOKASIDE_WR_IV_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_IV_S) & FW_CRYPTO_LOOKASIDE_WR_IV_M)

#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_S   15
#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_M   0xff
#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_FQIDX_S)
#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_FQIDX_S) & \
         FW_CRYPTO_LOOKASIDE_WR_FQIDX_M)

#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_S 10
#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_M 0x3
#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_TX_CH_S)
#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_TX_CH_S) & \
         FW_CRYPTO_LOOKASIDE_WR_TX_CH_M)

#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S 0
#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_M 0x3ff
#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S)
#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S) & \
         FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_M)

#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S 24
#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_M 0xff
#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S)
#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S) & \
         FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_M)

#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S 17
#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_M 0x7f
#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_V(x) \
        ((x) << FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S)
#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_G(x) \
        (((x) >> FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S) & \
         FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_M)

#endif /* _T4FW_INTERFACE_H_ */