1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include <linux/module.h>
25#include <linux/init.h>
26#include <linux/console.h>
27#include <linux/sysrq.h>
28#include <linux/slab.h>
29#include <linux/serial_reg.h>
30#include <linux/circ_buf.h>
31#include <linux/delay.h>
32#include <linux/interrupt.h>
33#include <linux/tty.h>
34#include <linux/tty_flip.h>
35#include <linux/serial_core.h>
36#include <linux/serial_mfd.h>
37#include <linux/dma-mapping.h>
38#include <linux/pci.h>
39#include <linux/nmi.h>
40#include <linux/io.h>
41#include <linux/debugfs.h>
42#include <linux/pm_runtime.h>
43
44#define HSU_DMA_BUF_SIZE 2048
45
46#define chan_readl(chan, offset) readl(chan->reg + offset)
47#define chan_writel(chan, offset, val) writel(val, chan->reg + offset)
48
49#define mfd_readl(obj, offset) readl(obj->reg + offset)
50#define mfd_writel(obj, offset, val) writel(val, obj->reg + offset)
51
52static int hsu_dma_enable;
53module_param(hsu_dma_enable, int, 0);
54MODULE_PARM_DESC(hsu_dma_enable,
55 "It is a bitmap to set working mode, if bit[x] is 1, then port[x] will work in DMA mode, otherwise in PIO mode.");
56
57struct hsu_dma_buffer {
58 u8 *buf;
59 dma_addr_t dma_addr;
60 u32 dma_size;
61 u32 ofs;
62};
63
64struct hsu_dma_chan {
65 u32 id;
66 enum dma_data_direction dirt;
67 struct uart_hsu_port *uport;
68 void __iomem *reg;
69};
70
71struct uart_hsu_port {
72 struct uart_port port;
73 unsigned char ier;
74 unsigned char lcr;
75 unsigned char mcr;
76 unsigned int lsr_break_flag;
77 char name[12];
78 int index;
79 struct device *dev;
80
81 struct hsu_dma_chan *txc;
82 struct hsu_dma_chan *rxc;
83 struct hsu_dma_buffer txbuf;
84 struct hsu_dma_buffer rxbuf;
85 int use_dma;
86 int running;
87 int dma_tx_on;
88};
89
90
91struct hsu_port {
92 void __iomem *reg;
93 unsigned long paddr;
94 unsigned long iolen;
95 u32 irq;
96
97 struct uart_hsu_port port[3];
98 struct hsu_dma_chan chans[10];
99
100 struct dentry *debugfs;
101};
102
103static inline unsigned int serial_in(struct uart_hsu_port *up, int offset)
104{
105 unsigned int val;
106
107 if (offset > UART_MSR) {
108 offset <<= 2;
109 val = readl(up->port.membase + offset);
110 } else
111 val = (unsigned int)readb(up->port.membase + offset);
112
113 return val;
114}
115
116static inline void serial_out(struct uart_hsu_port *up, int offset, int value)
117{
118 if (offset > UART_MSR) {
119 offset <<= 2;
120 writel(value, up->port.membase + offset);
121 } else {
122 unsigned char val = value & 0xff;
123 writeb(val, up->port.membase + offset);
124 }
125}
126
127#ifdef CONFIG_DEBUG_FS
128
129#define HSU_REGS_BUFSIZE 1024
130
131
132static ssize_t port_show_regs(struct file *file, char __user *user_buf,
133 size_t count, loff_t *ppos)
134{
135 struct uart_hsu_port *up = file->private_data;
136 char *buf;
137 u32 len = 0;
138 ssize_t ret;
139
140 buf = kzalloc(HSU_REGS_BUFSIZE, GFP_KERNEL);
141 if (!buf)
142 return 0;
143
144 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
145 "MFD HSU port[%d] regs:\n", up->index);
146
147 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
148 "=================================\n");
149 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
150 "IER: \t\t0x%08x\n", serial_in(up, UART_IER));
151 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
152 "IIR: \t\t0x%08x\n", serial_in(up, UART_IIR));
153 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
154 "LCR: \t\t0x%08x\n", serial_in(up, UART_LCR));
155 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
156 "MCR: \t\t0x%08x\n", serial_in(up, UART_MCR));
157 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
158 "LSR: \t\t0x%08x\n", serial_in(up, UART_LSR));
159 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
160 "MSR: \t\t0x%08x\n", serial_in(up, UART_MSR));
161 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
162 "FOR: \t\t0x%08x\n", serial_in(up, UART_FOR));
163 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
164 "PS: \t\t0x%08x\n", serial_in(up, UART_PS));
165 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
166 "MUL: \t\t0x%08x\n", serial_in(up, UART_MUL));
167 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
168 "DIV: \t\t0x%08x\n", serial_in(up, UART_DIV));
169
170 if (len > HSU_REGS_BUFSIZE)
171 len = HSU_REGS_BUFSIZE;
172
173 ret = simple_read_from_buffer(user_buf, count, ppos, buf, len);
174 kfree(buf);
175 return ret;
176}
177
178static ssize_t dma_show_regs(struct file *file, char __user *user_buf,
179 size_t count, loff_t *ppos)
180{
181 struct hsu_dma_chan *chan = file->private_data;
182 char *buf;
183 u32 len = 0;
184 ssize_t ret;
185
186 buf = kzalloc(HSU_REGS_BUFSIZE, GFP_KERNEL);
187 if (!buf)
188 return 0;
189
190 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
191 "MFD HSU DMA channel [%d] regs:\n", chan->id);
192
193 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
194 "=================================\n");
195 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
196 "CR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_CR));
197 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
198 "DCR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_DCR));
199 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
200 "BSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_BSR));
201 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
202 "MOTSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_MOTSR));
203 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
204 "D0SAR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D0SAR));
205 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
206 "D0TSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D0TSR));
207 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
208 "D0SAR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D1SAR));
209 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
210 "D0TSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D1TSR));
211 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
212 "D0SAR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D2SAR));
213 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
214 "D0TSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D2TSR));
215 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
216 "D0SAR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D3SAR));
217 len += snprintf(buf + len, HSU_REGS_BUFSIZE - len,
218 "D0TSR: \t\t0x%08x\n", chan_readl(chan, HSU_CH_D3TSR));
219
220 if (len > HSU_REGS_BUFSIZE)
221 len = HSU_REGS_BUFSIZE;
222
223 ret = simple_read_from_buffer(user_buf, count, ppos, buf, len);
224 kfree(buf);
225 return ret;
226}
227
228static const struct file_operations port_regs_ops = {
229 .owner = THIS_MODULE,
230 .open = simple_open,
231 .read = port_show_regs,
232 .llseek = default_llseek,
233};
234
235static const struct file_operations dma_regs_ops = {
236 .owner = THIS_MODULE,
237 .open = simple_open,
238 .read = dma_show_regs,
239 .llseek = default_llseek,
240};
241
242static int hsu_debugfs_init(struct hsu_port *hsu)
243{
244 int i;
245 char name[32];
246
247 hsu->debugfs = debugfs_create_dir("hsu", NULL);
248 if (!hsu->debugfs)
249 return -ENOMEM;
250
251 for (i = 0; i < 3; i++) {
252 snprintf(name, sizeof(name), "port_%d_regs", i);
253 debugfs_create_file(name, S_IFREG | S_IRUGO,
254 hsu->debugfs, (void *)(&hsu->port[i]), &port_regs_ops);
255 }
256
257 for (i = 0; i < 6; i++) {
258 snprintf(name, sizeof(name), "dma_chan_%d_regs", i);
259 debugfs_create_file(name, S_IFREG | S_IRUGO,
260 hsu->debugfs, (void *)&hsu->chans[i], &dma_regs_ops);
261 }
262
263 return 0;
264}
265
266static void hsu_debugfs_remove(struct hsu_port *hsu)
267{
268 if (hsu->debugfs)
269 debugfs_remove_recursive(hsu->debugfs);
270}
271
272#else
273static inline int hsu_debugfs_init(struct hsu_port *hsu)
274{
275 return 0;
276}
277
278static inline void hsu_debugfs_remove(struct hsu_port *hsu)
279{
280}
281#endif
282
283static void serial_hsu_enable_ms(struct uart_port *port)
284{
285 struct uart_hsu_port *up =
286 container_of(port, struct uart_hsu_port, port);
287
288 up->ier |= UART_IER_MSI;
289 serial_out(up, UART_IER, up->ier);
290}
291
292void hsu_dma_tx(struct uart_hsu_port *up)
293{
294 struct circ_buf *xmit = &up->port.state->xmit;
295 struct hsu_dma_buffer *dbuf = &up->txbuf;
296 int count;
297
298
299 if (up->dma_tx_on)
300 return;
301
302
303 xmit->tail += dbuf->ofs;
304 xmit->tail &= UART_XMIT_SIZE - 1;
305
306 up->port.icount.tx += dbuf->ofs;
307 dbuf->ofs = 0;
308
309
310 chan_writel(up->txc, HSU_CH_CR, 0x0);
311
312 if (!uart_circ_empty(xmit) && !uart_tx_stopped(&up->port)) {
313 dma_sync_single_for_device(up->port.dev,
314 dbuf->dma_addr,
315 dbuf->dma_size,
316 DMA_TO_DEVICE);
317
318 count = CIRC_CNT_TO_END(xmit->head, xmit->tail, UART_XMIT_SIZE);
319 dbuf->ofs = count;
320
321
322 chan_writel(up->txc, HSU_CH_D0SAR, dbuf->dma_addr + xmit->tail);
323 chan_writel(up->txc, HSU_CH_D0TSR, count);
324
325
326 chan_writel(up->txc, HSU_CH_DCR, 0x1
327 | (0x1 << 8)
328 | (0x1 << 16)
329 | (0x1 << 24));
330 up->dma_tx_on = 1;
331 chan_writel(up->txc, HSU_CH_CR, 0x1);
332 }
333
334 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
335 uart_write_wakeup(&up->port);
336}
337
338
339void hsu_dma_start_rx_chan(struct hsu_dma_chan *rxc, struct hsu_dma_buffer *dbuf)
340{
341 dbuf->ofs = 0;
342
343 chan_writel(rxc, HSU_CH_BSR, 32);
344 chan_writel(rxc, HSU_CH_MOTSR, 4);
345
346 chan_writel(rxc, HSU_CH_D0SAR, dbuf->dma_addr);
347 chan_writel(rxc, HSU_CH_D0TSR, dbuf->dma_size);
348 chan_writel(rxc, HSU_CH_DCR, 0x1 | (0x1 << 8)
349 | (0x1 << 16)
350 | (0x1 << 24)
351 );
352 chan_writel(rxc, HSU_CH_CR, 0x3);
353}
354
355
356static void serial_hsu_start_tx(struct uart_port *port)
357{
358 struct uart_hsu_port *up =
359 container_of(port, struct uart_hsu_port, port);
360
361 if (up->use_dma) {
362 hsu_dma_tx(up);
363 } else if (!(up->ier & UART_IER_THRI)) {
364 up->ier |= UART_IER_THRI;
365 serial_out(up, UART_IER, up->ier);
366 }
367}
368
369static void serial_hsu_stop_tx(struct uart_port *port)
370{
371 struct uart_hsu_port *up =
372 container_of(port, struct uart_hsu_port, port);
373 struct hsu_dma_chan *txc = up->txc;
374
375 if (up->use_dma)
376 chan_writel(txc, HSU_CH_CR, 0x0);
377 else if (up->ier & UART_IER_THRI) {
378 up->ier &= ~UART_IER_THRI;
379 serial_out(up, UART_IER, up->ier);
380 }
381}
382
383
384
385void hsu_dma_rx(struct uart_hsu_port *up, u32 int_sts)
386{
387 struct hsu_dma_buffer *dbuf = &up->rxbuf;
388 struct hsu_dma_chan *chan = up->rxc;
389 struct uart_port *port = &up->port;
390 struct tty_port *tport = &port->state->port;
391 int count;
392
393
394
395
396
397
398
399
400
401 if (int_sts & 0xf00)
402 udelay(2);
403
404
405 chan_writel(chan, HSU_CH_CR, 0x0);
406
407 count = chan_readl(chan, HSU_CH_D0SAR) - dbuf->dma_addr;
408 if (!count) {
409
410 chan_writel(chan, HSU_CH_CR, 0x3);
411 return;
412 }
413
414 dma_sync_single_for_cpu(port->dev, dbuf->dma_addr,
415 dbuf->dma_size, DMA_FROM_DEVICE);
416
417
418
419
420
421
422
423 tty_insert_flip_string(tport, dbuf->buf, count);
424 port->icount.rx += count;
425
426 dma_sync_single_for_device(up->port.dev, dbuf->dma_addr,
427 dbuf->dma_size, DMA_FROM_DEVICE);
428
429
430 chan_writel(chan, HSU_CH_D0SAR, dbuf->dma_addr);
431 chan_writel(chan, HSU_CH_D0TSR, dbuf->dma_size);
432 chan_writel(chan, HSU_CH_DCR, 0x1
433 | (0x1 << 8)
434 | (0x1 << 16)
435 | (0x1 << 24)
436 );
437 tty_flip_buffer_push(tport);
438
439 chan_writel(chan, HSU_CH_CR, 0x3);
440
441}
442
443static void serial_hsu_stop_rx(struct uart_port *port)
444{
445 struct uart_hsu_port *up =
446 container_of(port, struct uart_hsu_port, port);
447 struct hsu_dma_chan *chan = up->rxc;
448
449 if (up->use_dma)
450 chan_writel(chan, HSU_CH_CR, 0x2);
451 else {
452 up->ier &= ~UART_IER_RLSI;
453 up->port.read_status_mask &= ~UART_LSR_DR;
454 serial_out(up, UART_IER, up->ier);
455 }
456}
457
458static inline void receive_chars(struct uart_hsu_port *up, int *status)
459{
460 unsigned int ch, flag;
461 unsigned int max_count = 256;
462
463 do {
464 ch = serial_in(up, UART_RX);
465 flag = TTY_NORMAL;
466 up->port.icount.rx++;
467
468 if (unlikely(*status & (UART_LSR_BI | UART_LSR_PE |
469 UART_LSR_FE | UART_LSR_OE))) {
470
471 dev_warn(up->dev, "We really rush into ERR/BI case"
472 "status = 0x%02x", *status);
473
474 if (*status & UART_LSR_BI) {
475 *status &= ~(UART_LSR_FE | UART_LSR_PE);
476 up->port.icount.brk++;
477
478
479
480
481
482
483 if (uart_handle_break(&up->port))
484 goto ignore_char;
485 } else if (*status & UART_LSR_PE)
486 up->port.icount.parity++;
487 else if (*status & UART_LSR_FE)
488 up->port.icount.frame++;
489 if (*status & UART_LSR_OE)
490 up->port.icount.overrun++;
491
492
493 *status &= up->port.read_status_mask;
494
495#ifdef CONFIG_SERIAL_MFD_HSU_CONSOLE
496 if (up->port.cons &&
497 up->port.cons->index == up->port.line) {
498
499 *status |= up->lsr_break_flag;
500 up->lsr_break_flag = 0;
501 }
502#endif
503 if (*status & UART_LSR_BI) {
504 flag = TTY_BREAK;
505 } else if (*status & UART_LSR_PE)
506 flag = TTY_PARITY;
507 else if (*status & UART_LSR_FE)
508 flag = TTY_FRAME;
509 }
510
511 if (uart_handle_sysrq_char(&up->port, ch))
512 goto ignore_char;
513
514 uart_insert_char(&up->port, *status, UART_LSR_OE, ch, flag);
515 ignore_char:
516 *status = serial_in(up, UART_LSR);
517 } while ((*status & UART_LSR_DR) && max_count--);
518 tty_flip_buffer_push(&up->port.state->port);
519}
520
521static void transmit_chars(struct uart_hsu_port *up)
522{
523 struct circ_buf *xmit = &up->port.state->xmit;
524 int count;
525
526 if (up->port.x_char) {
527 serial_out(up, UART_TX, up->port.x_char);
528 up->port.icount.tx++;
529 up->port.x_char = 0;
530 return;
531 }
532 if (uart_circ_empty(xmit) || uart_tx_stopped(&up->port)) {
533 serial_hsu_stop_tx(&up->port);
534 return;
535 }
536
537
538 count = up->port.fifosize / 2;
539
540 do {
541 serial_out(up, UART_TX, xmit->buf[xmit->tail]);
542 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
543
544 up->port.icount.tx++;
545 if (uart_circ_empty(xmit))
546 break;
547 } while (--count > 0);
548
549 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
550 uart_write_wakeup(&up->port);
551
552 if (uart_circ_empty(xmit))
553 serial_hsu_stop_tx(&up->port);
554}
555
556static inline void check_modem_status(struct uart_hsu_port *up)
557{
558 int status;
559
560 status = serial_in(up, UART_MSR);
561
562 if ((status & UART_MSR_ANY_DELTA) == 0)
563 return;
564
565 if (status & UART_MSR_TERI)
566 up->port.icount.rng++;
567 if (status & UART_MSR_DDSR)
568 up->port.icount.dsr++;
569
570 if (status & UART_MSR_DDCD)
571 uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
572
573 if (status & UART_MSR_DCTS)
574 uart_handle_cts_change(&up->port, status & UART_MSR_CTS);
575
576 wake_up_interruptible(&up->port.state->port.delta_msr_wait);
577}
578
579
580
581
582static irqreturn_t port_irq(int irq, void *dev_id)
583{
584 struct uart_hsu_port *up = dev_id;
585 unsigned int iir, lsr;
586 unsigned long flags;
587
588 if (unlikely(!up->running))
589 return IRQ_NONE;
590
591 spin_lock_irqsave(&up->port.lock, flags);
592 if (up->use_dma) {
593 lsr = serial_in(up, UART_LSR);
594 if (unlikely(lsr & (UART_LSR_BI | UART_LSR_PE |
595 UART_LSR_FE | UART_LSR_OE)))
596 dev_warn(up->dev,
597 "Got lsr irq while using DMA, lsr = 0x%2x\n",
598 lsr);
599 check_modem_status(up);
600 spin_unlock_irqrestore(&up->port.lock, flags);
601 return IRQ_HANDLED;
602 }
603
604 iir = serial_in(up, UART_IIR);
605 if (iir & UART_IIR_NO_INT) {
606 spin_unlock_irqrestore(&up->port.lock, flags);
607 return IRQ_NONE;
608 }
609
610 lsr = serial_in(up, UART_LSR);
611 if (lsr & UART_LSR_DR)
612 receive_chars(up, &lsr);
613 check_modem_status(up);
614
615
616 if (lsr & UART_LSR_THRE)
617 transmit_chars(up);
618
619 spin_unlock_irqrestore(&up->port.lock, flags);
620 return IRQ_HANDLED;
621}
622
623static inline void dma_chan_irq(struct hsu_dma_chan *chan)
624{
625 struct uart_hsu_port *up = chan->uport;
626 unsigned long flags;
627 u32 int_sts;
628
629 spin_lock_irqsave(&up->port.lock, flags);
630
631 if (!up->use_dma || !up->running)
632 goto exit;
633
634
635
636
637
638 int_sts = chan_readl(chan, HSU_CH_SR);
639
640
641 if (chan->dirt == DMA_FROM_DEVICE)
642 hsu_dma_rx(up, int_sts);
643
644
645 if (chan->dirt == DMA_TO_DEVICE) {
646 chan_writel(chan, HSU_CH_CR, 0x0);
647 up->dma_tx_on = 0;
648 hsu_dma_tx(up);
649 }
650
651exit:
652 spin_unlock_irqrestore(&up->port.lock, flags);
653 return;
654}
655
656static irqreturn_t dma_irq(int irq, void *dev_id)
657{
658 struct hsu_port *hsu = dev_id;
659 u32 int_sts, i;
660
661 int_sts = mfd_readl(hsu, HSU_GBL_DMAISR);
662
663
664 for (i = 0; i < 6; i++) {
665 if (int_sts & 0x1)
666 dma_chan_irq(&hsu->chans[i]);
667 int_sts >>= 1;
668 }
669
670 return IRQ_HANDLED;
671}
672
673static unsigned int serial_hsu_tx_empty(struct uart_port *port)
674{
675 struct uart_hsu_port *up =
676 container_of(port, struct uart_hsu_port, port);
677 unsigned long flags;
678 unsigned int ret;
679
680 spin_lock_irqsave(&up->port.lock, flags);
681 ret = serial_in(up, UART_LSR) & UART_LSR_TEMT ? TIOCSER_TEMT : 0;
682 spin_unlock_irqrestore(&up->port.lock, flags);
683
684 return ret;
685}
686
687static unsigned int serial_hsu_get_mctrl(struct uart_port *port)
688{
689 struct uart_hsu_port *up =
690 container_of(port, struct uart_hsu_port, port);
691 unsigned char status;
692 unsigned int ret;
693
694 status = serial_in(up, UART_MSR);
695
696 ret = 0;
697 if (status & UART_MSR_DCD)
698 ret |= TIOCM_CAR;
699 if (status & UART_MSR_RI)
700 ret |= TIOCM_RNG;
701 if (status & UART_MSR_DSR)
702 ret |= TIOCM_DSR;
703 if (status & UART_MSR_CTS)
704 ret |= TIOCM_CTS;
705 return ret;
706}
707
708static void serial_hsu_set_mctrl(struct uart_port *port, unsigned int mctrl)
709{
710 struct uart_hsu_port *up =
711 container_of(port, struct uart_hsu_port, port);
712 unsigned char mcr = 0;
713
714 if (mctrl & TIOCM_RTS)
715 mcr |= UART_MCR_RTS;
716 if (mctrl & TIOCM_DTR)
717 mcr |= UART_MCR_DTR;
718 if (mctrl & TIOCM_OUT1)
719 mcr |= UART_MCR_OUT1;
720 if (mctrl & TIOCM_OUT2)
721 mcr |= UART_MCR_OUT2;
722 if (mctrl & TIOCM_LOOP)
723 mcr |= UART_MCR_LOOP;
724
725 mcr |= up->mcr;
726
727 serial_out(up, UART_MCR, mcr);
728}
729
730static void serial_hsu_break_ctl(struct uart_port *port, int break_state)
731{
732 struct uart_hsu_port *up =
733 container_of(port, struct uart_hsu_port, port);
734 unsigned long flags;
735
736 spin_lock_irqsave(&up->port.lock, flags);
737 if (break_state == -1)
738 up->lcr |= UART_LCR_SBC;
739 else
740 up->lcr &= ~UART_LCR_SBC;
741 serial_out(up, UART_LCR, up->lcr);
742 spin_unlock_irqrestore(&up->port.lock, flags);
743}
744
745
746
747
748
749
750
751static int serial_hsu_startup(struct uart_port *port)
752{
753 struct uart_hsu_port *up =
754 container_of(port, struct uart_hsu_port, port);
755 unsigned long flags;
756
757 pm_runtime_get_sync(up->dev);
758
759
760
761
762
763 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);
764 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
765 UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
766 serial_out(up, UART_FCR, 0);
767
768
769 (void) serial_in(up, UART_LSR);
770 (void) serial_in(up, UART_RX);
771 (void) serial_in(up, UART_IIR);
772 (void) serial_in(up, UART_MSR);
773
774
775 serial_out(up, UART_LCR, UART_LCR_WLEN8);
776
777 spin_lock_irqsave(&up->port.lock, flags);
778
779 up->port.mctrl |= TIOCM_OUT2;
780 serial_hsu_set_mctrl(&up->port, up->port.mctrl);
781
782
783
784
785
786
787 if (!up->use_dma)
788 up->ier = UART_IER_RLSI | UART_IER_RDI | UART_IER_RTOIE;
789 else
790 up->ier = 0;
791 serial_out(up, UART_IER, up->ier);
792
793 spin_unlock_irqrestore(&up->port.lock, flags);
794
795
796 if (up->use_dma) {
797 struct hsu_dma_buffer *dbuf;
798 struct circ_buf *xmit = &port->state->xmit;
799
800 up->dma_tx_on = 0;
801
802
803 dbuf = &up->rxbuf;
804 dbuf->buf = kzalloc(HSU_DMA_BUF_SIZE, GFP_KERNEL);
805 if (!dbuf->buf) {
806 up->use_dma = 0;
807 goto exit;
808 }
809 dbuf->dma_addr = dma_map_single(port->dev,
810 dbuf->buf,
811 HSU_DMA_BUF_SIZE,
812 DMA_FROM_DEVICE);
813 dbuf->dma_size = HSU_DMA_BUF_SIZE;
814
815
816 hsu_dma_start_rx_chan(up->rxc, dbuf);
817
818
819 dbuf = &up->txbuf;
820 dbuf->buf = xmit->buf;
821 dbuf->dma_addr = dma_map_single(port->dev,
822 dbuf->buf,
823 UART_XMIT_SIZE,
824 DMA_TO_DEVICE);
825 dbuf->dma_size = UART_XMIT_SIZE;
826
827
828 chan_writel(up->txc, HSU_CH_BSR, 32);
829 chan_writel(up->txc, HSU_CH_MOTSR, 4);
830 dbuf->ofs = 0;
831 }
832
833exit:
834
835 (void) serial_in(up, UART_LSR);
836 (void) serial_in(up, UART_RX);
837 (void) serial_in(up, UART_IIR);
838 (void) serial_in(up, UART_MSR);
839
840 up->running = 1;
841 return 0;
842}
843
844static void serial_hsu_shutdown(struct uart_port *port)
845{
846 struct uart_hsu_port *up =
847 container_of(port, struct uart_hsu_port, port);
848 unsigned long flags;
849
850
851 up->ier = 0;
852 serial_out(up, UART_IER, 0);
853 up->running = 0;
854
855 spin_lock_irqsave(&up->port.lock, flags);
856 up->port.mctrl &= ~TIOCM_OUT2;
857 serial_hsu_set_mctrl(&up->port, up->port.mctrl);
858 spin_unlock_irqrestore(&up->port.lock, flags);
859
860
861 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC);
862 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
863 UART_FCR_CLEAR_RCVR |
864 UART_FCR_CLEAR_XMIT);
865 serial_out(up, UART_FCR, 0);
866
867 pm_runtime_put(up->dev);
868}
869
870static void
871serial_hsu_set_termios(struct uart_port *port, struct ktermios *termios,
872 struct ktermios *old)
873{
874 struct uart_hsu_port *up =
875 container_of(port, struct uart_hsu_port, port);
876 unsigned char cval, fcr = 0;
877 unsigned long flags;
878 unsigned int baud, quot;
879 u32 ps, mul;
880
881 switch (termios->c_cflag & CSIZE) {
882 case CS5:
883 cval = UART_LCR_WLEN5;
884 break;
885 case CS6:
886 cval = UART_LCR_WLEN6;
887 break;
888 case CS7:
889 cval = UART_LCR_WLEN7;
890 break;
891 default:
892 case CS8:
893 cval = UART_LCR_WLEN8;
894 break;
895 }
896
897
898 termios->c_cflag &= ~CMSPAR;
899
900 if (termios->c_cflag & CSTOPB)
901 cval |= UART_LCR_STOP;
902 if (termios->c_cflag & PARENB)
903 cval |= UART_LCR_PARITY;
904 if (!(termios->c_cflag & PARODD))
905 cval |= UART_LCR_EPAR;
906
907
908
909
910
911
912
913
914
915
916
917 baud = uart_get_baud_rate(port, termios, old, 0, 4000000);
918
919 quot = 1;
920 ps = 0x10;
921 mul = 0x3600;
922 switch (baud) {
923 case 3500000:
924 mul = 0x3345;
925 ps = 0xC;
926 break;
927 case 1843200:
928 mul = 0x2400;
929 break;
930 case 3000000:
931 case 2500000:
932 case 2000000:
933 case 1500000:
934 case 1000000:
935 case 500000:
936
937 mul = baud / 500000 * 0x9C4;
938 break;
939 default:
940
941 quot = 0;
942 }
943
944 if (!quot)
945 quot = uart_get_divisor(port, baud);
946
947 if ((up->port.uartclk / quot) < (2400 * 16))
948 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_HSU_64_1B;
949 else if ((up->port.uartclk / quot) < (230400 * 16))
950 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_HSU_64_16B;
951 else
952 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_HSU_64_32B;
953
954 fcr |= UART_FCR_HSU_64B_FIFO;
955
956
957
958
959
960 spin_lock_irqsave(&up->port.lock, flags);
961
962
963 uart_update_timeout(port, termios->c_cflag, baud);
964
965 up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
966 if (termios->c_iflag & INPCK)
967 up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
968 if (termios->c_iflag & (BRKINT | PARMRK))
969 up->port.read_status_mask |= UART_LSR_BI;
970
971
972 up->port.ignore_status_mask = 0;
973 if (termios->c_iflag & IGNPAR)
974 up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
975 if (termios->c_iflag & IGNBRK) {
976 up->port.ignore_status_mask |= UART_LSR_BI;
977
978
979
980
981 if (termios->c_iflag & IGNPAR)
982 up->port.ignore_status_mask |= UART_LSR_OE;
983 }
984
985
986 if ((termios->c_cflag & CREAD) == 0)
987 up->port.ignore_status_mask |= UART_LSR_DR;
988
989
990
991
992
993 up->ier &= ~UART_IER_MSI;
994 if (UART_ENABLE_MS(&up->port, termios->c_cflag))
995 up->ier |= UART_IER_MSI;
996
997 serial_out(up, UART_IER, up->ier);
998
999 if (termios->c_cflag & CRTSCTS)
1000 up->mcr |= UART_MCR_AFE | UART_MCR_RTS;
1001 else
1002 up->mcr &= ~UART_MCR_AFE;
1003
1004 serial_out(up, UART_LCR, cval | UART_LCR_DLAB);
1005 serial_out(up, UART_DLL, quot & 0xff);
1006 serial_out(up, UART_DLM, quot >> 8);
1007 serial_out(up, UART_LCR, cval);
1008 serial_out(up, UART_MUL, mul);
1009 serial_out(up, UART_PS, ps);
1010 up->lcr = cval;
1011 serial_hsu_set_mctrl(&up->port, up->port.mctrl);
1012 serial_out(up, UART_FCR, fcr);
1013 spin_unlock_irqrestore(&up->port.lock, flags);
1014}
1015
1016static void
1017serial_hsu_pm(struct uart_port *port, unsigned int state,
1018 unsigned int oldstate)
1019{
1020}
1021
1022static void serial_hsu_release_port(struct uart_port *port)
1023{
1024}
1025
1026static int serial_hsu_request_port(struct uart_port *port)
1027{
1028 return 0;
1029}
1030
1031static void serial_hsu_config_port(struct uart_port *port, int flags)
1032{
1033 struct uart_hsu_port *up =
1034 container_of(port, struct uart_hsu_port, port);
1035 up->port.type = PORT_MFD;
1036}
1037
1038static int
1039serial_hsu_verify_port(struct uart_port *port, struct serial_struct *ser)
1040{
1041
1042 return -EINVAL;
1043}
1044
1045static const char *
1046serial_hsu_type(struct uart_port *port)
1047{
1048 struct uart_hsu_port *up =
1049 container_of(port, struct uart_hsu_port, port);
1050 return up->name;
1051}
1052
1053
1054static struct uart_hsu_port *serial_hsu_ports[3];
1055static struct uart_driver serial_hsu_reg;
1056
1057#ifdef CONFIG_SERIAL_MFD_HSU_CONSOLE
1058
1059#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
1060
1061
1062static inline void wait_for_xmitr(struct uart_hsu_port *up)
1063{
1064 unsigned int status, tmout = 1000;
1065
1066
1067 do {
1068 status = serial_in(up, UART_LSR);
1069
1070 if (status & UART_LSR_BI)
1071 up->lsr_break_flag = UART_LSR_BI;
1072
1073 if (--tmout == 0)
1074 break;
1075 udelay(1);
1076 } while (!(status & BOTH_EMPTY));
1077
1078
1079 if (up->port.flags & UPF_CONS_FLOW) {
1080 tmout = 1000000;
1081 while (--tmout &&
1082 ((serial_in(up, UART_MSR) & UART_MSR_CTS) == 0))
1083 udelay(1);
1084 }
1085}
1086
1087static void serial_hsu_console_putchar(struct uart_port *port, int ch)
1088{
1089 struct uart_hsu_port *up =
1090 container_of(port, struct uart_hsu_port, port);
1091
1092 wait_for_xmitr(up);
1093 serial_out(up, UART_TX, ch);
1094}
1095
1096
1097
1098
1099
1100
1101
1102static void
1103serial_hsu_console_write(struct console *co, const char *s, unsigned int count)
1104{
1105 struct uart_hsu_port *up = serial_hsu_ports[co->index];
1106 unsigned long flags;
1107 unsigned int ier;
1108 int locked = 1;
1109
1110 touch_nmi_watchdog();
1111
1112 local_irq_save(flags);
1113 if (up->port.sysrq)
1114 locked = 0;
1115 else if (oops_in_progress) {
1116 locked = spin_trylock(&up->port.lock);
1117 } else
1118 spin_lock(&up->port.lock);
1119
1120
1121 ier = serial_in(up, UART_IER);
1122 serial_out(up, UART_IER, 0);
1123
1124 uart_console_write(&up->port, s, count, serial_hsu_console_putchar);
1125
1126
1127
1128
1129
1130 wait_for_xmitr(up);
1131 serial_out(up, UART_IER, ier);
1132
1133 if (locked)
1134 spin_unlock(&up->port.lock);
1135 local_irq_restore(flags);
1136}
1137
1138static struct console serial_hsu_console;
1139
1140static int __init
1141serial_hsu_console_setup(struct console *co, char *options)
1142{
1143 struct uart_hsu_port *up;
1144 int baud = 115200;
1145 int bits = 8;
1146 int parity = 'n';
1147 int flow = 'n';
1148
1149 if (co->index == -1 || co->index >= serial_hsu_reg.nr)
1150 co->index = 0;
1151 up = serial_hsu_ports[co->index];
1152 if (!up)
1153 return -ENODEV;
1154
1155 if (options)
1156 uart_parse_options(options, &baud, &parity, &bits, &flow);
1157
1158 return uart_set_options(&up->port, co, baud, parity, bits, flow);
1159}
1160
1161static struct console serial_hsu_console = {
1162 .name = "ttyMFD",
1163 .write = serial_hsu_console_write,
1164 .device = uart_console_device,
1165 .setup = serial_hsu_console_setup,
1166 .flags = CON_PRINTBUFFER,
1167 .index = -1,
1168 .data = &serial_hsu_reg,
1169};
1170
1171#define SERIAL_HSU_CONSOLE (&serial_hsu_console)
1172#else
1173#define SERIAL_HSU_CONSOLE NULL
1174#endif
1175
1176struct uart_ops serial_hsu_pops = {
1177 .tx_empty = serial_hsu_tx_empty,
1178 .set_mctrl = serial_hsu_set_mctrl,
1179 .get_mctrl = serial_hsu_get_mctrl,
1180 .stop_tx = serial_hsu_stop_tx,
1181 .start_tx = serial_hsu_start_tx,
1182 .stop_rx = serial_hsu_stop_rx,
1183 .enable_ms = serial_hsu_enable_ms,
1184 .break_ctl = serial_hsu_break_ctl,
1185 .startup = serial_hsu_startup,
1186 .shutdown = serial_hsu_shutdown,
1187 .set_termios = serial_hsu_set_termios,
1188 .pm = serial_hsu_pm,
1189 .type = serial_hsu_type,
1190 .release_port = serial_hsu_release_port,
1191 .request_port = serial_hsu_request_port,
1192 .config_port = serial_hsu_config_port,
1193 .verify_port = serial_hsu_verify_port,
1194};
1195
1196static struct uart_driver serial_hsu_reg = {
1197 .owner = THIS_MODULE,
1198 .driver_name = "MFD serial",
1199 .dev_name = "ttyMFD",
1200 .major = TTY_MAJOR,
1201 .minor = 128,
1202 .nr = 3,
1203 .cons = SERIAL_HSU_CONSOLE,
1204};
1205
1206#ifdef CONFIG_PM
1207static int serial_hsu_suspend(struct pci_dev *pdev, pm_message_t state)
1208{
1209 void *priv = pci_get_drvdata(pdev);
1210 struct uart_hsu_port *up;
1211
1212
1213 if (priv && (pdev->device != 0x081E)) {
1214 up = priv;
1215 uart_suspend_port(&serial_hsu_reg, &up->port);
1216 }
1217
1218 pci_save_state(pdev);
1219 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1220 return 0;
1221}
1222
1223static int serial_hsu_resume(struct pci_dev *pdev)
1224{
1225 void *priv = pci_get_drvdata(pdev);
1226 struct uart_hsu_port *up;
1227 int ret;
1228
1229 pci_set_power_state(pdev, PCI_D0);
1230 pci_restore_state(pdev);
1231
1232 ret = pci_enable_device(pdev);
1233 if (ret)
1234 dev_warn(&pdev->dev,
1235 "HSU: can't re-enable device, try to continue\n");
1236
1237 if (priv && (pdev->device != 0x081E)) {
1238 up = priv;
1239 uart_resume_port(&serial_hsu_reg, &up->port);
1240 }
1241 return 0;
1242}
1243#else
1244#define serial_hsu_suspend NULL
1245#define serial_hsu_resume NULL
1246#endif
1247
1248#ifdef CONFIG_PM_RUNTIME
1249static int serial_hsu_runtime_idle(struct device *dev)
1250{
1251 pm_schedule_suspend(dev, 500);
1252 return -EBUSY;
1253}
1254
1255static int serial_hsu_runtime_suspend(struct device *dev)
1256{
1257 return 0;
1258}
1259
1260static int serial_hsu_runtime_resume(struct device *dev)
1261{
1262 return 0;
1263}
1264#else
1265#define serial_hsu_runtime_idle NULL
1266#define serial_hsu_runtime_suspend NULL
1267#define serial_hsu_runtime_resume NULL
1268#endif
1269
1270static const struct dev_pm_ops serial_hsu_pm_ops = {
1271 .runtime_suspend = serial_hsu_runtime_suspend,
1272 .runtime_resume = serial_hsu_runtime_resume,
1273 .runtime_idle = serial_hsu_runtime_idle,
1274};
1275
1276
1277static struct hsu_port *phsu;
1278
1279static int serial_hsu_probe(struct pci_dev *pdev,
1280 const struct pci_device_id *ent)
1281{
1282 struct uart_hsu_port *uport;
1283 int index, ret;
1284
1285 printk(KERN_INFO "HSU: found PCI Serial controller(ID: %04x:%04x)\n",
1286 pdev->vendor, pdev->device);
1287
1288 switch (pdev->device) {
1289 case 0x081B:
1290 index = 0;
1291 break;
1292 case 0x081C:
1293 index = 1;
1294 break;
1295 case 0x081D:
1296 index = 2;
1297 break;
1298 case 0x081E:
1299
1300 index = 3;
1301 break;
1302 default:
1303 dev_err(&pdev->dev, "HSU: out of index!");
1304 return -ENODEV;
1305 }
1306
1307 ret = pci_enable_device(pdev);
1308 if (ret)
1309 return ret;
1310
1311 if (index == 3) {
1312
1313 ret = request_irq(pdev->irq, dma_irq, 0, "hsu_dma", phsu);
1314 if (ret) {
1315 dev_err(&pdev->dev, "can not get IRQ\n");
1316 goto err_disable;
1317 }
1318 pci_set_drvdata(pdev, phsu);
1319 } else {
1320
1321 uport = &phsu->port[index];
1322 uport->port.irq = pdev->irq;
1323 uport->port.dev = &pdev->dev;
1324 uport->dev = &pdev->dev;
1325
1326 ret = request_irq(pdev->irq, port_irq, 0, uport->name, uport);
1327 if (ret) {
1328 dev_err(&pdev->dev, "can not get IRQ\n");
1329 goto err_disable;
1330 }
1331 uart_add_one_port(&serial_hsu_reg, &uport->port);
1332
1333 pci_set_drvdata(pdev, uport);
1334 }
1335
1336 pm_runtime_put_noidle(&pdev->dev);
1337 pm_runtime_allow(&pdev->dev);
1338
1339 return 0;
1340
1341err_disable:
1342 pci_disable_device(pdev);
1343 return ret;
1344}
1345
1346static void hsu_global_init(void)
1347{
1348 struct hsu_port *hsu;
1349 struct uart_hsu_port *uport;
1350 struct hsu_dma_chan *dchan;
1351 int i, ret;
1352
1353 hsu = kzalloc(sizeof(struct hsu_port), GFP_KERNEL);
1354 if (!hsu)
1355 return;
1356
1357
1358 hsu->paddr = 0xffa28000;
1359 hsu->iolen = 0x1000;
1360
1361 if (!(request_mem_region(hsu->paddr, hsu->iolen, "HSU global")))
1362 pr_warning("HSU: error in request mem region\n");
1363
1364 hsu->reg = ioremap_nocache((unsigned long)hsu->paddr, hsu->iolen);
1365 if (!hsu->reg) {
1366 pr_err("HSU: error in ioremap\n");
1367 ret = -ENOMEM;
1368 goto err_free_region;
1369 }
1370
1371
1372 uport = hsu->port;
1373 for (i = 0; i < 3; i++) {
1374 uport->port.type = PORT_MFD;
1375 uport->port.iotype = UPIO_MEM;
1376 uport->port.mapbase = (resource_size_t)hsu->paddr
1377 + HSU_PORT_REG_OFFSET
1378 + i * HSU_PORT_REG_LENGTH;
1379 uport->port.membase = hsu->reg + HSU_PORT_REG_OFFSET
1380 + i * HSU_PORT_REG_LENGTH;
1381
1382 sprintf(uport->name, "hsu_port%d", i);
1383 uport->port.fifosize = 64;
1384 uport->port.ops = &serial_hsu_pops;
1385 uport->port.line = i;
1386 uport->port.flags = UPF_IOREMAP;
1387
1388 uport->port.uartclk = 115200 * 24 * 16;
1389
1390 uport->running = 0;
1391 uport->txc = &hsu->chans[i * 2];
1392 uport->rxc = &hsu->chans[i * 2 + 1];
1393
1394 serial_hsu_ports[i] = uport;
1395 uport->index = i;
1396
1397 if (hsu_dma_enable & (1<<i))
1398 uport->use_dma = 1;
1399 else
1400 uport->use_dma = 0;
1401
1402 uport++;
1403 }
1404
1405
1406 dchan = hsu->chans;
1407 for (i = 0; i < 6; i++) {
1408 dchan->id = i;
1409 dchan->dirt = (i & 0x1) ? DMA_FROM_DEVICE : DMA_TO_DEVICE;
1410 dchan->uport = &hsu->port[i/2];
1411 dchan->reg = hsu->reg + HSU_DMA_CHANS_REG_OFFSET +
1412 i * HSU_DMA_CHANS_REG_LENGTH;
1413
1414 dchan++;
1415 }
1416
1417 phsu = hsu;
1418 hsu_debugfs_init(hsu);
1419 return;
1420
1421err_free_region:
1422 release_mem_region(hsu->paddr, hsu->iolen);
1423 kfree(hsu);
1424 return;
1425}
1426
1427static void serial_hsu_remove(struct pci_dev *pdev)
1428{
1429 void *priv = pci_get_drvdata(pdev);
1430 struct uart_hsu_port *up;
1431
1432 if (!priv)
1433 return;
1434
1435 pm_runtime_forbid(&pdev->dev);
1436 pm_runtime_get_noresume(&pdev->dev);
1437
1438
1439 if (pdev->device != 0x081E) {
1440 up = priv;
1441 uart_remove_one_port(&serial_hsu_reg, &up->port);
1442 }
1443
1444 pci_set_drvdata(pdev, NULL);
1445 free_irq(pdev->irq, priv);
1446 pci_disable_device(pdev);
1447}
1448
1449
1450static const struct pci_device_id pci_ids[] = {
1451 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081B) },
1452 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081C) },
1453 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081D) },
1454 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081E) },
1455 {},
1456};
1457
1458static struct pci_driver hsu_pci_driver = {
1459 .name = "HSU serial",
1460 .id_table = pci_ids,
1461 .probe = serial_hsu_probe,
1462 .remove = serial_hsu_remove,
1463 .suspend = serial_hsu_suspend,
1464 .resume = serial_hsu_resume,
1465 .driver = {
1466 .pm = &serial_hsu_pm_ops,
1467 },
1468};
1469
1470static int __init hsu_pci_init(void)
1471{
1472 int ret;
1473
1474 hsu_global_init();
1475
1476 ret = uart_register_driver(&serial_hsu_reg);
1477 if (ret)
1478 return ret;
1479
1480 return pci_register_driver(&hsu_pci_driver);
1481}
1482
1483static void __exit hsu_pci_exit(void)
1484{
1485 pci_unregister_driver(&hsu_pci_driver);
1486 uart_unregister_driver(&serial_hsu_reg);
1487
1488 hsu_debugfs_remove(phsu);
1489
1490 kfree(phsu);
1491}
1492
1493module_init(hsu_pci_init);
1494module_exit(hsu_pci_exit);
1495
1496MODULE_LICENSE("GPL v2");
1497MODULE_ALIAS("platform:medfield-hsu");
1498
