1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#include <linux/pci.h>
23#include <linux/i2c.h>
24#include <linux/i2c-algo-bit.h>
25#include <linux/videodev2.h>
26#include <linux/kdev_t.h>
27
28#include <media/v4l2-device.h>
29#include <media/v4l2-fh.h>
30#include <media/tuner.h>
31#include <media/tveeprom.h>
32#include <media/videobuf-dma-sg.h>
33#include <media/v4l2-chip-ident.h>
34#include <media/cx2341x.h>
35#include <media/videobuf-dvb.h>
36#include <media/ir-kbd-i2c.h>
37#include <media/wm8775.h>
38
39#include "btcx-risc.h"
40#include "cx88-reg.h"
41#include "tuner-xc2028.h"
42
43#include <linux/mutex.h>
44
45#define CX88_VERSION "0.0.9"
46
47#define UNSET (-1U)
48
49#define CX88_MAXBOARDS 8
50
51
52#define MAX_CX88_INPUT 8
53
54
55
56
57
58#define CX88_NORMS (V4L2_STD_ALL \
59 & ~V4L2_STD_PAL_H \
60 & ~V4L2_STD_NTSC_M_KR \
61 & ~V4L2_STD_SECAM_LC)
62
63#define FORMAT_FLAGS_PACKED 0x01
64#define FORMAT_FLAGS_PLANAR 0x02
65
66#define VBI_LINE_COUNT 17
67#define VBI_LINE_LENGTH 2048
68
69#define AUD_RDS_LINES 4
70
71
72#define SHADOW_AUD_VOL_CTL 1
73#define SHADOW_AUD_BAL_CTL 2
74#define SHADOW_MAX 3
75
76
77enum cx88_deemph_type {
78 FM_NO_DEEMPH = 0,
79 FM_DEEMPH_50,
80 FM_DEEMPH_75
81};
82
83enum cx88_board_type {
84 CX88_BOARD_NONE = 0,
85 CX88_MPEG_DVB,
86 CX88_MPEG_BLACKBIRD
87};
88
89enum cx8802_board_access {
90 CX8802_DRVCTL_SHARED = 1,
91 CX8802_DRVCTL_EXCLUSIVE = 2,
92};
93
94
95
96
97static inline unsigned int norm_maxw(v4l2_std_id norm)
98{
99 return (norm & (V4L2_STD_MN & ~V4L2_STD_PAL_Nc)) ? 720 : 768;
100}
101
102
103static inline unsigned int norm_maxh(v4l2_std_id norm)
104{
105 return (norm & V4L2_STD_625_50) ? 576 : 480;
106}
107
108
109
110
111struct cx8800_fmt {
112 const char *name;
113 u32 fourcc;
114 int depth;
115 int flags;
116 u32 cxformat;
117};
118
119
120
121
122#define SRAM_CH21 0
123#define SRAM_CH22 1
124#define SRAM_CH23 2
125#define SRAM_CH24 3
126#define SRAM_CH25 4
127#define SRAM_CH26 5
128#define SRAM_CH28 6
129#define SRAM_CH27 7
130
131
132struct sram_channel {
133 const char *name;
134 u32 cmds_start;
135 u32 ctrl_start;
136 u32 cdt;
137 u32 fifo_start;
138 u32 fifo_size;
139 u32 ptr1_reg;
140 u32 ptr2_reg;
141 u32 cnt1_reg;
142 u32 cnt2_reg;
143};
144extern const struct sram_channel cx88_sram_channels[];
145
146
147
148
149#define CX88_BOARD_NOAUTO UNSET
150#define CX88_BOARD_UNKNOWN 0
151#define CX88_BOARD_HAUPPAUGE 1
152#define CX88_BOARD_GDI 2
153#define CX88_BOARD_PIXELVIEW 3
154#define CX88_BOARD_ATI_WONDER_PRO 4
155#define CX88_BOARD_WINFAST2000XP_EXPERT 5
156#define CX88_BOARD_AVERTV_STUDIO_303 6
157#define CX88_BOARD_MSI_TVANYWHERE_MASTER 7
158#define CX88_BOARD_WINFAST_DV2000 8
159#define CX88_BOARD_LEADTEK_PVR2000 9
160#define CX88_BOARD_IODATA_GVVCP3PCI 10
161#define CX88_BOARD_PROLINK_PLAYTVPVR 11
162#define CX88_BOARD_ASUS_PVR_416 12
163#define CX88_BOARD_MSI_TVANYWHERE 13
164#define CX88_BOARD_KWORLD_DVB_T 14
165#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1 15
166#define CX88_BOARD_KWORLD_LTV883 16
167#define CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q 17
168#define CX88_BOARD_HAUPPAUGE_DVB_T1 18
169#define CX88_BOARD_CONEXANT_DVB_T1 19
170#define CX88_BOARD_PROVIDEO_PV259 20
171#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS 21
172#define CX88_BOARD_PCHDTV_HD3000 22
173#define CX88_BOARD_DNTV_LIVE_DVB_T 23
174#define CX88_BOARD_HAUPPAUGE_ROSLYN 24
175#define CX88_BOARD_DIGITALLOGIC_MEC 25
176#define CX88_BOARD_IODATA_GVBCTV7E 26
177#define CX88_BOARD_PIXELVIEW_PLAYTV_ULTRA_PRO 27
178#define CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T 28
179#define CX88_BOARD_ADSTECH_DVB_T_PCI 29
180#define CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1 30
181#define CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD 31
182#define CX88_BOARD_AVERMEDIA_ULTRATV_MC_550 32
183#define CX88_BOARD_KWORLD_VSTREAM_EXPERT_DVD 33
184#define CX88_BOARD_ATI_HDTVWONDER 34
185#define CX88_BOARD_WINFAST_DTV1000 35
186#define CX88_BOARD_AVERTV_303 36
187#define CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1 37
188#define CX88_BOARD_HAUPPAUGE_NOVASE2_S1 38
189#define CX88_BOARD_KWORLD_DVBS_100 39
190#define CX88_BOARD_HAUPPAUGE_HVR1100 40
191#define CX88_BOARD_HAUPPAUGE_HVR1100LP 41
192#define CX88_BOARD_DNTV_LIVE_DVB_T_PRO 42
193#define CX88_BOARD_KWORLD_DVB_T_CX22702 43
194#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL 44
195#define CX88_BOARD_KWORLD_HARDWARE_MPEG_TV_XPERT 45
196#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID 46
197#define CX88_BOARD_PCHDTV_HD5500 47
198#define CX88_BOARD_KWORLD_MCE200_DELUXE 48
199#define CX88_BOARD_PIXELVIEW_PLAYTV_P7000 49
200#define CX88_BOARD_NPGTECH_REALTV_TOP10FM 50
201#define CX88_BOARD_WINFAST_DTV2000H 51
202#define CX88_BOARD_GENIATECH_DVBS 52
203#define CX88_BOARD_HAUPPAUGE_HVR3000 53
204#define CX88_BOARD_NORWOOD_MICRO 54
205#define CX88_BOARD_TE_DTV_250_OEM_SWANN 55
206#define CX88_BOARD_HAUPPAUGE_HVR1300 56
207#define CX88_BOARD_ADSTECH_PTV_390 57
208#define CX88_BOARD_PINNACLE_PCTV_HD_800i 58
209#define CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO 59
210#define CX88_BOARD_PINNACLE_HYBRID_PCTV 60
211#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL 61
212#define CX88_BOARD_POWERCOLOR_REAL_ANGEL 62
213#define CX88_BOARD_GENIATECH_X8000_MT 63
214#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO 64
215#define CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD 65
216#define CX88_BOARD_PROLINK_PV_8000GT 66
217#define CX88_BOARD_KWORLD_ATSC_120 67
218#define CX88_BOARD_HAUPPAUGE_HVR4000 68
219#define CX88_BOARD_HAUPPAUGE_HVR4000LITE 69
220#define CX88_BOARD_TEVII_S460 70
221#define CX88_BOARD_OMICOM_SS4_PCI 71
222#define CX88_BOARD_TBS_8920 72
223#define CX88_BOARD_TEVII_S420 73
224#define CX88_BOARD_PROLINK_PV_GLOBAL_XTREME 74
225#define CX88_BOARD_PROF_7300 75
226#define CX88_BOARD_SATTRADE_ST4200 76
227#define CX88_BOARD_TBS_8910 77
228#define CX88_BOARD_PROF_6200 78
229#define CX88_BOARD_TERRATEC_CINERGY_HT_PCI_MKII 79
230#define CX88_BOARD_HAUPPAUGE_IRONLY 80
231#define CX88_BOARD_WINFAST_DTV1800H 81
232#define CX88_BOARD_WINFAST_DTV2000H_J 82
233#define CX88_BOARD_PROF_7301 83
234#define CX88_BOARD_SAMSUNG_SMT_7020 84
235#define CX88_BOARD_TWINHAN_VP1027_DVBS 85
236#define CX88_BOARD_TEVII_S464 86
237#define CX88_BOARD_WINFAST_DTV2000H_PLUS 87
238#define CX88_BOARD_WINFAST_DTV1800H_XC4000 88
239#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F36 89
240#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F43 90
241
242enum cx88_itype {
243 CX88_VMUX_COMPOSITE1 = 1,
244 CX88_VMUX_COMPOSITE2,
245 CX88_VMUX_COMPOSITE3,
246 CX88_VMUX_COMPOSITE4,
247 CX88_VMUX_SVIDEO,
248 CX88_VMUX_TELEVISION,
249 CX88_VMUX_CABLE,
250 CX88_VMUX_DVB,
251 CX88_VMUX_DEBUG,
252 CX88_RADIO,
253};
254
255struct cx88_input {
256 enum cx88_itype type;
257 u32 gpio0, gpio1, gpio2, gpio3;
258 unsigned int vmux:2;
259 unsigned int audioroute:4;
260};
261
262struct cx88_board {
263 const char *name;
264 unsigned int tuner_type;
265 unsigned int radio_type;
266 unsigned char tuner_addr;
267 unsigned char radio_addr;
268 int tda9887_conf;
269 struct cx88_input input[MAX_CX88_INPUT];
270 struct cx88_input radio;
271 enum cx88_board_type mpeg;
272 unsigned int audio_chip;
273 int num_frontends;
274
275
276 int i2sinputcntl;
277};
278
279struct cx88_subid {
280 u16 subvendor;
281 u16 subdevice;
282 u32 card;
283};
284
285enum cx88_tvaudio {
286 WW_NONE = 1,
287 WW_BTSC,
288 WW_BG,
289 WW_DK,
290 WW_I,
291 WW_L,
292 WW_EIAJ,
293 WW_I2SPT,
294 WW_FM,
295 WW_I2SADC,
296 WW_M
297};
298
299#define INPUT(nr) (core->board.input[nr])
300
301
302
303
304#define RESOURCE_OVERLAY 1
305#define RESOURCE_VIDEO 2
306#define RESOURCE_VBI 4
307
308#define BUFFER_TIMEOUT msecs_to_jiffies(2000)
309
310
311struct cx88_buffer {
312
313 struct videobuf_buffer vb;
314
315
316 unsigned int bpl;
317 struct btcx_riscmem risc;
318 const struct cx8800_fmt *fmt;
319 u32 count;
320};
321
322struct cx88_dmaqueue {
323 struct list_head active;
324 struct list_head queued;
325 struct timer_list timeout;
326 struct btcx_riscmem stopper;
327 u32 count;
328};
329
330struct cx88_core {
331 struct list_head devlist;
332 atomic_t refcount;
333
334
335 int nr;
336 char name[32];
337 u32 model;
338
339
340 int pci_bus;
341 int pci_slot;
342 u32 __iomem *lmmio;
343 u8 __iomem *bmmio;
344 u32 shadow[SHADOW_MAX];
345 int pci_irqmask;
346
347
348 struct i2c_adapter i2c_adap;
349 struct i2c_algo_bit_data i2c_algo;
350 struct i2c_client i2c_client;
351 u32 i2c_state, i2c_rc;
352
353
354 struct v4l2_device v4l2_dev;
355 struct v4l2_ctrl_handler video_hdl;
356 struct v4l2_ctrl *chroma_agc;
357 struct v4l2_ctrl_handler audio_hdl;
358 struct v4l2_subdev *sd_wm8775;
359 struct i2c_client *i2c_rtc;
360 unsigned int boardnr;
361 struct cx88_board board;
362
363
364 unsigned int tuner_formats;
365
366
367#if IS_ENABLED(CONFIG_VIDEO_CX88_DVB)
368 int (*prev_set_voltage)(struct dvb_frontend *fe, fe_sec_voltage_t voltage);
369#endif
370 void (*gate_ctrl)(struct cx88_core *core, int open);
371
372
373 struct task_struct *kthread;
374 v4l2_std_id tvnorm;
375 enum cx88_tvaudio tvaudio;
376 u32 audiomode_manual;
377 u32 audiomode_current;
378 u32 input;
379 u32 last_analog_input;
380 u32 astat;
381 u32 use_nicam;
382 unsigned long last_change;
383
384
385 struct cx88_IR *ir;
386
387
388 struct IR_i2c_init_data init_data;
389 struct wm8775_platform_data wm8775_data;
390
391 struct mutex lock;
392
393 u32 freq;
394 int users;
395 int mpeg_users;
396
397
398 struct cx8802_dev *dvbdev;
399 enum cx88_board_type active_type_id;
400 int active_ref;
401 int active_fe_id;
402};
403
404static inline struct cx88_core *to_core(struct v4l2_device *v4l2_dev)
405{
406 return container_of(v4l2_dev, struct cx88_core, v4l2_dev);
407}
408
409#define call_hw(core, grpid, o, f, args...) \
410 do { \
411 if (!core->i2c_rc) { \
412 if (core->gate_ctrl) \
413 core->gate_ctrl(core, 1); \
414 v4l2_device_call_all(&core->v4l2_dev, grpid, o, f, ##args); \
415 if (core->gate_ctrl) \
416 core->gate_ctrl(core, 0); \
417 } \
418 } while (0)
419
420#define call_all(core, o, f, args...) call_hw(core, 0, o, f, ##args)
421
422#define WM8775_GID (1 << 0)
423
424#define wm8775_s_ctrl(core, id, val) \
425 do { \
426 struct v4l2_ctrl *ctrl_ = \
427 v4l2_ctrl_find(core->sd_wm8775->ctrl_handler, id); \
428 if (ctrl_ && !core->i2c_rc) { \
429 if (core->gate_ctrl) \
430 core->gate_ctrl(core, 1); \
431 v4l2_ctrl_s_ctrl(ctrl_, val); \
432 if (core->gate_ctrl) \
433 core->gate_ctrl(core, 0); \
434 } \
435 } while (0)
436
437#define wm8775_g_ctrl(core, id) \
438 ({ \
439 struct v4l2_ctrl *ctrl_ = \
440 v4l2_ctrl_find(core->sd_wm8775->ctrl_handler, id); \
441 s32 val = 0; \
442 if (ctrl_ && !core->i2c_rc) { \
443 if (core->gate_ctrl) \
444 core->gate_ctrl(core, 1); \
445 val = v4l2_ctrl_g_ctrl(ctrl_); \
446 if (core->gate_ctrl) \
447 core->gate_ctrl(core, 0); \
448 } \
449 val; \
450 })
451
452struct cx8800_dev;
453struct cx8802_dev;
454
455
456
457
458struct cx8800_fh {
459 struct v4l2_fh fh;
460 struct cx8800_dev *dev;
461 unsigned int resources;
462
463
464 struct videobuf_queue vidq;
465
466
467 struct videobuf_queue vbiq;
468};
469
470struct cx8800_suspend_state {
471 int disabled;
472};
473
474struct cx8800_dev {
475 struct cx88_core *core;
476 spinlock_t slock;
477
478
479 unsigned int resources;
480 struct video_device *video_dev;
481 struct video_device *vbi_dev;
482 struct video_device *radio_dev;
483
484
485 struct pci_dev *pci;
486 unsigned char pci_rev,pci_lat;
487
488 const struct cx8800_fmt *fmt;
489 unsigned int width, height;
490
491
492 struct cx88_dmaqueue vidq;
493 struct cx88_dmaqueue vbiq;
494
495
496
497
498 struct cx8800_suspend_state state;
499};
500
501
502
503
504
505
506
507
508
509struct cx8802_fh {
510 struct v4l2_fh fh;
511 struct cx8802_dev *dev;
512 struct videobuf_queue mpegq;
513};
514
515struct cx8802_suspend_state {
516 int disabled;
517};
518
519struct cx8802_driver {
520 struct cx88_core *core;
521
522
523 struct list_head drvlist;
524
525
526 enum cx88_board_type type_id;
527 enum cx8802_board_access hw_access;
528
529
530 int (*suspend)(struct pci_dev *pci_dev, pm_message_t state);
531 int (*resume)(struct pci_dev *pci_dev);
532
533
534
535
536 int (*probe)(struct cx8802_driver *drv);
537 int (*remove)(struct cx8802_driver *drv);
538
539
540 int (*advise_acquire)(struct cx8802_driver *drv);
541 int (*advise_release)(struct cx8802_driver *drv);
542
543
544 int (*request_acquire)(struct cx8802_driver *drv);
545 int (*request_release)(struct cx8802_driver *drv);
546};
547
548struct cx8802_dev {
549 struct cx88_core *core;
550 spinlock_t slock;
551
552
553 struct pci_dev *pci;
554 unsigned char pci_rev,pci_lat;
555
556
557 struct cx88_dmaqueue mpegq;
558 u32 ts_packet_size;
559 u32 ts_packet_count;
560
561
562 struct cx8802_suspend_state state;
563
564
565 struct list_head devlist;
566#if IS_ENABLED(CONFIG_VIDEO_CX88_BLACKBIRD)
567 struct video_device *mpeg_dev;
568 u32 mailbox;
569 int width;
570 int height;
571 unsigned char mpeg_active;
572
573
574 struct cx2341x_handler cxhdl;
575#endif
576
577#if IS_ENABLED(CONFIG_VIDEO_CX88_DVB)
578
579 struct videobuf_dvb_frontends frontends;
580#endif
581
582#if IS_ENABLED(CONFIG_VIDEO_CX88_VP3054)
583
584 struct vp3054_i2c_state *vp3054;
585#endif
586
587 unsigned char ts_gen_cntrl;
588
589
590 struct list_head drvlist;
591
592 struct work_struct request_module_wk;
593};
594
595
596
597#define cx_read(reg) readl(core->lmmio + ((reg)>>2))
598#define cx_write(reg,value) writel((value), core->lmmio + ((reg)>>2))
599#define cx_writeb(reg,value) writeb((value), core->bmmio + (reg))
600
601#define cx_andor(reg,mask,value) \
602 writel((readl(core->lmmio+((reg)>>2)) & ~(mask)) |\
603 ((value) & (mask)), core->lmmio+((reg)>>2))
604#define cx_set(reg,bit) cx_andor((reg),(bit),(bit))
605#define cx_clear(reg,bit) cx_andor((reg),(bit),0)
606
607#define cx_wait(d) { if (need_resched()) schedule(); else udelay(d); }
608
609
610#define cx_sread(sreg) (core->shadow[sreg])
611#define cx_swrite(sreg,reg,value) \
612 (core->shadow[sreg] = value, \
613 writel(core->shadow[sreg], core->lmmio + ((reg)>>2)))
614#define cx_sandor(sreg,reg,mask,value) \
615 (core->shadow[sreg] = (core->shadow[sreg] & ~(mask)) | ((value) & (mask)), \
616 writel(core->shadow[sreg], core->lmmio + ((reg)>>2)))
617
618
619
620
621extern unsigned int cx88_core_debug;
622
623extern void cx88_print_irqbits(const char *name, const char *tag, const char *strings[],
624 int len, u32 bits, u32 mask);
625
626extern int cx88_core_irq(struct cx88_core *core, u32 status);
627extern void cx88_wakeup(struct cx88_core *core,
628 struct cx88_dmaqueue *q, u32 count);
629extern void cx88_shutdown(struct cx88_core *core);
630extern int cx88_reset(struct cx88_core *core);
631
632extern int
633cx88_risc_buffer(struct pci_dev *pci, struct btcx_riscmem *risc,
634 struct scatterlist *sglist,
635 unsigned int top_offset, unsigned int bottom_offset,
636 unsigned int bpl, unsigned int padding, unsigned int lines);
637extern int
638cx88_risc_databuffer(struct pci_dev *pci, struct btcx_riscmem *risc,
639 struct scatterlist *sglist, unsigned int bpl,
640 unsigned int lines, unsigned int lpi);
641extern int
642cx88_risc_stopper(struct pci_dev *pci, struct btcx_riscmem *risc,
643 u32 reg, u32 mask, u32 value);
644extern void
645cx88_free_buffer(struct videobuf_queue *q, struct cx88_buffer *buf);
646
647extern void cx88_risc_disasm(struct cx88_core *core,
648 struct btcx_riscmem *risc);
649extern int cx88_sram_channel_setup(struct cx88_core *core,
650 const struct sram_channel *ch,
651 unsigned int bpl, u32 risc);
652extern void cx88_sram_channel_dump(struct cx88_core *core,
653 const struct sram_channel *ch);
654
655extern int cx88_set_scale(struct cx88_core *core, unsigned int width,
656 unsigned int height, enum v4l2_field field);
657extern int cx88_set_tvnorm(struct cx88_core *core, v4l2_std_id norm);
658
659extern struct video_device *cx88_vdev_init(struct cx88_core *core,
660 struct pci_dev *pci,
661 const struct video_device *template_,
662 const char *type);
663extern struct cx88_core* cx88_core_get(struct pci_dev *pci);
664extern void cx88_core_put(struct cx88_core *core,
665 struct pci_dev *pci);
666
667extern int cx88_start_audio_dma(struct cx88_core *core);
668extern int cx88_stop_audio_dma(struct cx88_core *core);
669
670
671
672
673
674
675int cx8800_vbi_fmt (struct file *file, void *priv,
676 struct v4l2_format *f);
677
678
679
680
681
682
683int cx8800_stop_vbi_dma(struct cx8800_dev *dev);
684int cx8800_restart_vbi_queue(struct cx8800_dev *dev,
685 struct cx88_dmaqueue *q);
686void cx8800_vbi_timeout(unsigned long data);
687
688extern const struct videobuf_queue_ops cx8800_vbi_qops;
689
690
691
692
693extern int cx88_i2c_init(struct cx88_core *core, struct pci_dev *pci);
694
695
696
697
698
699extern int cx88_tuner_callback(void *dev, int component, int command, int arg);
700extern int cx88_get_resources(const struct cx88_core *core,
701 struct pci_dev *pci);
702extern struct cx88_core *cx88_core_create(struct pci_dev *pci, int nr);
703extern void cx88_setup_xc3028(struct cx88_core *core, struct xc2028_ctrl *ctl);
704
705
706
707
708void cx88_set_tvaudio(struct cx88_core *core);
709void cx88_newstation(struct cx88_core *core);
710void cx88_get_stereo(struct cx88_core *core, struct v4l2_tuner *t);
711void cx88_set_stereo(struct cx88_core *core, u32 mode, int manual);
712int cx88_audio_thread(void *data);
713
714int cx8802_register_driver(struct cx8802_driver *drv);
715int cx8802_unregister_driver(struct cx8802_driver *drv);
716
717
718struct cx8802_driver * cx8802_get_driver(struct cx8802_dev *dev, enum cx88_board_type btype);
719
720
721
722
723s32 cx88_dsp_detect_stereo_sap(struct cx88_core *core);
724
725
726
727
728int cx88_ir_init(struct cx88_core *core, struct pci_dev *pci);
729int cx88_ir_fini(struct cx88_core *core);
730void cx88_ir_irq(struct cx88_core *core);
731int cx88_ir_start(struct cx88_core *core);
732void cx88_ir_stop(struct cx88_core *core);
733extern void cx88_i2c_init_ir(struct cx88_core *core);
734
735
736
737
738int cx8802_buf_prepare(struct videobuf_queue *q,struct cx8802_dev *dev,
739 struct cx88_buffer *buf, enum v4l2_field field);
740void cx8802_buf_queue(struct cx8802_dev *dev, struct cx88_buffer *buf);
741void cx8802_cancel_buffers(struct cx8802_dev *dev);
742
743
744
745int cx88_enum_input (struct cx88_core *core,struct v4l2_input *i);
746int cx88_set_freq(struct cx88_core *core, const struct v4l2_frequency *f);
747int cx88_video_mux(struct cx88_core *core, unsigned int input);
748void cx88_querycap(struct file *file, struct cx88_core *core,
749 struct v4l2_capability *cap);
750