1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <linux/clk.h>
16#include <linux/device.h>
17#include <linux/io.h>
18#include <linux/module.h>
19#include <linux/of_platform.h>
20#include <linux/platform_device.h>
21#include <linux/pm_runtime.h>
22#include <drm/drm_fb_cma_helper.h>
23#include <drm/drm_fb_helper.h>
24
25#include "uapi/drm/v3d_drm.h"
26#include "v3d_drv.h"
27#include "v3d_regs.h"
28
29#define DRIVER_NAME "v3d"
30#define DRIVER_DESC "Broadcom V3D graphics"
31#define DRIVER_DATE "20180419"
32#define DRIVER_MAJOR 1
33#define DRIVER_MINOR 0
34#define DRIVER_PATCHLEVEL 0
35
36#ifdef CONFIG_PM
37static int v3d_runtime_suspend(struct device *dev)
38{
39 struct drm_device *drm = dev_get_drvdata(dev);
40 struct v3d_dev *v3d = to_v3d_dev(drm);
41
42 v3d_irq_disable(v3d);
43
44 clk_disable_unprepare(v3d->clk);
45
46 return 0;
47}
48
49static int v3d_runtime_resume(struct device *dev)
50{
51 struct drm_device *drm = dev_get_drvdata(dev);
52 struct v3d_dev *v3d = to_v3d_dev(drm);
53 int ret;
54
55 ret = clk_prepare_enable(v3d->clk);
56 if (ret != 0)
57 return ret;
58
59
60
61 v3d_mmu_set_page_table(v3d);
62 v3d_irq_enable(v3d);
63
64 return 0;
65}
66#endif
67
68static const struct dev_pm_ops v3d_v3d_pm_ops = {
69 SET_RUNTIME_PM_OPS(v3d_runtime_suspend, v3d_runtime_resume, NULL)
70};
71
72static int v3d_get_param_ioctl(struct drm_device *dev, void *data,
73 struct drm_file *file_priv)
74{
75 struct v3d_dev *v3d = to_v3d_dev(dev);
76 struct drm_v3d_get_param *args = data;
77 int ret;
78 static const u32 reg_map[] = {
79 [DRM_V3D_PARAM_V3D_UIFCFG] = V3D_HUB_UIFCFG,
80 [DRM_V3D_PARAM_V3D_HUB_IDENT1] = V3D_HUB_IDENT1,
81 [DRM_V3D_PARAM_V3D_HUB_IDENT2] = V3D_HUB_IDENT2,
82 [DRM_V3D_PARAM_V3D_HUB_IDENT3] = V3D_HUB_IDENT3,
83 [DRM_V3D_PARAM_V3D_CORE0_IDENT0] = V3D_CTL_IDENT0,
84 [DRM_V3D_PARAM_V3D_CORE0_IDENT1] = V3D_CTL_IDENT1,
85 [DRM_V3D_PARAM_V3D_CORE0_IDENT2] = V3D_CTL_IDENT2,
86 };
87
88 if (args->pad != 0)
89 return -EINVAL;
90
91
92
93
94
95 if (args->param < ARRAY_SIZE(reg_map) &&
96 (reg_map[args->param] ||
97 args->param == DRM_V3D_PARAM_V3D_CORE0_IDENT0)) {
98 u32 offset = reg_map[args->param];
99
100 if (args->value != 0)
101 return -EINVAL;
102
103 ret = pm_runtime_get_sync(v3d->dev);
104 if (args->param >= DRM_V3D_PARAM_V3D_CORE0_IDENT0 &&
105 args->param <= DRM_V3D_PARAM_V3D_CORE0_IDENT2) {
106 args->value = V3D_CORE_READ(0, offset);
107 } else {
108 args->value = V3D_READ(offset);
109 }
110 pm_runtime_mark_last_busy(v3d->dev);
111 pm_runtime_put_autosuspend(v3d->dev);
112 return 0;
113 }
114
115
116
117 DRM_DEBUG("Unknown parameter %d\n", args->param);
118 return -EINVAL;
119}
120
121static int
122v3d_open(struct drm_device *dev, struct drm_file *file)
123{
124 struct v3d_dev *v3d = to_v3d_dev(dev);
125 struct v3d_file_priv *v3d_priv;
126 int i;
127
128 v3d_priv = kzalloc(sizeof(*v3d_priv), GFP_KERNEL);
129 if (!v3d_priv)
130 return -ENOMEM;
131
132 v3d_priv->v3d = v3d;
133
134 for (i = 0; i < V3D_MAX_QUEUES; i++) {
135 drm_sched_entity_init(&v3d->queue[i].sched,
136 &v3d_priv->sched_entity[i],
137 &v3d->queue[i].sched.sched_rq[DRM_SCHED_PRIORITY_NORMAL],
138 NULL);
139 }
140
141 file->driver_priv = v3d_priv;
142
143 return 0;
144}
145
146static void
147v3d_postclose(struct drm_device *dev, struct drm_file *file)
148{
149 struct v3d_dev *v3d = to_v3d_dev(dev);
150 struct v3d_file_priv *v3d_priv = file->driver_priv;
151 enum v3d_queue q;
152
153 for (q = 0; q < V3D_MAX_QUEUES; q++) {
154 drm_sched_entity_fini(&v3d->queue[q].sched,
155 &v3d_priv->sched_entity[q]);
156 }
157
158 kfree(v3d_priv);
159}
160
161static const struct file_operations v3d_drm_fops = {
162 .owner = THIS_MODULE,
163 .open = drm_open,
164 .release = drm_release,
165 .unlocked_ioctl = drm_ioctl,
166 .mmap = v3d_mmap,
167 .poll = drm_poll,
168 .read = drm_read,
169 .compat_ioctl = drm_compat_ioctl,
170 .llseek = noop_llseek,
171};
172
173
174
175
176
177
178static const struct drm_ioctl_desc v3d_drm_ioctls[] = {
179 DRM_IOCTL_DEF_DRV(V3D_SUBMIT_CL, v3d_submit_cl_ioctl, DRM_RENDER_ALLOW | DRM_AUTH),
180 DRM_IOCTL_DEF_DRV(V3D_WAIT_BO, v3d_wait_bo_ioctl, DRM_RENDER_ALLOW),
181 DRM_IOCTL_DEF_DRV(V3D_CREATE_BO, v3d_create_bo_ioctl, DRM_RENDER_ALLOW),
182 DRM_IOCTL_DEF_DRV(V3D_MMAP_BO, v3d_mmap_bo_ioctl, DRM_RENDER_ALLOW),
183 DRM_IOCTL_DEF_DRV(V3D_GET_PARAM, v3d_get_param_ioctl, DRM_RENDER_ALLOW),
184 DRM_IOCTL_DEF_DRV(V3D_GET_BO_OFFSET, v3d_get_bo_offset_ioctl, DRM_RENDER_ALLOW),
185};
186
187static const struct vm_operations_struct v3d_vm_ops = {
188 .fault = v3d_gem_fault,
189 .open = drm_gem_vm_open,
190 .close = drm_gem_vm_close,
191};
192
193static struct drm_driver v3d_drm_driver = {
194 .driver_features = (DRIVER_GEM |
195 DRIVER_RENDER |
196 DRIVER_PRIME |
197 DRIVER_SYNCOBJ),
198
199 .open = v3d_open,
200 .postclose = v3d_postclose,
201
202#if defined(CONFIG_DEBUG_FS)
203 .debugfs_init = v3d_debugfs_init,
204#endif
205
206 .gem_free_object_unlocked = v3d_free_object,
207 .gem_vm_ops = &v3d_vm_ops,
208
209 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
210 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
211 .gem_prime_import = drm_gem_prime_import,
212 .gem_prime_export = drm_gem_prime_export,
213 .gem_prime_res_obj = v3d_prime_res_obj,
214 .gem_prime_get_sg_table = v3d_prime_get_sg_table,
215 .gem_prime_import_sg_table = v3d_prime_import_sg_table,
216 .gem_prime_mmap = v3d_prime_mmap,
217
218 .ioctls = v3d_drm_ioctls,
219 .num_ioctls = ARRAY_SIZE(v3d_drm_ioctls),
220 .fops = &v3d_drm_fops,
221
222 .name = DRIVER_NAME,
223 .desc = DRIVER_DESC,
224 .date = DRIVER_DATE,
225 .major = DRIVER_MAJOR,
226 .minor = DRIVER_MINOR,
227 .patchlevel = DRIVER_PATCHLEVEL,
228};
229
230static const struct of_device_id v3d_of_match[] = {
231 { .compatible = "brcm,7268-v3d" },
232 { .compatible = "brcm,7278-v3d" },
233 {},
234};
235MODULE_DEVICE_TABLE(of, v3d_of_match);
236
237static int
238map_regs(struct v3d_dev *v3d, void __iomem **regs, const char *name)
239{
240 struct resource *res =
241 platform_get_resource_byname(v3d->pdev, IORESOURCE_MEM, name);
242
243 *regs = devm_ioremap_resource(v3d->dev, res);
244 return PTR_ERR_OR_ZERO(*regs);
245}
246
247static int v3d_platform_drm_probe(struct platform_device *pdev)
248{
249 struct device *dev = &pdev->dev;
250 struct drm_device *drm;
251 struct v3d_dev *v3d;
252 int ret;
253 u32 ident1;
254
255 dev->coherent_dma_mask = DMA_BIT_MASK(36);
256
257 v3d = kzalloc(sizeof(*v3d), GFP_KERNEL);
258 if (!v3d)
259 return -ENOMEM;
260 v3d->dev = dev;
261 v3d->pdev = pdev;
262 drm = &v3d->drm;
263
264 ret = map_regs(v3d, &v3d->bridge_regs, "bridge");
265 if (ret)
266 goto dev_free;
267
268 ret = map_regs(v3d, &v3d->hub_regs, "hub");
269 if (ret)
270 goto dev_free;
271
272 ret = map_regs(v3d, &v3d->core_regs[0], "core0");
273 if (ret)
274 goto dev_free;
275
276 ident1 = V3D_READ(V3D_HUB_IDENT1);
277 v3d->ver = (V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_TVER) * 10 +
278 V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_REV));
279 v3d->cores = V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_NCORES);
280 WARN_ON(v3d->cores > 1);
281
282 if (v3d->ver < 41) {
283 ret = map_regs(v3d, &v3d->gca_regs, "gca");
284 if (ret)
285 goto dev_free;
286 }
287
288 v3d->mmu_scratch = dma_alloc_wc(dev, 4096, &v3d->mmu_scratch_paddr,
289 GFP_KERNEL | __GFP_NOWARN | __GFP_ZERO);
290 if (!v3d->mmu_scratch) {
291 dev_err(dev, "Failed to allocate MMU scratch page\n");
292 ret = -ENOMEM;
293 goto dev_free;
294 }
295
296 pm_runtime_use_autosuspend(dev);
297 pm_runtime_set_autosuspend_delay(dev, 50);
298 pm_runtime_enable(dev);
299
300 ret = drm_dev_init(&v3d->drm, &v3d_drm_driver, dev);
301 if (ret)
302 goto dma_free;
303
304 platform_set_drvdata(pdev, drm);
305 drm->dev_private = v3d;
306
307 ret = v3d_gem_init(drm);
308 if (ret)
309 goto dev_destroy;
310
311 v3d_irq_init(v3d);
312
313 ret = drm_dev_register(drm, 0);
314 if (ret)
315 goto gem_destroy;
316
317 return 0;
318
319gem_destroy:
320 v3d_gem_destroy(drm);
321dev_destroy:
322 drm_dev_put(drm);
323dma_free:
324 dma_free_wc(dev, 4096, v3d->mmu_scratch, v3d->mmu_scratch_paddr);
325dev_free:
326 kfree(v3d);
327 return ret;
328}
329
330static int v3d_platform_drm_remove(struct platform_device *pdev)
331{
332 struct drm_device *drm = platform_get_drvdata(pdev);
333 struct v3d_dev *v3d = to_v3d_dev(drm);
334
335 drm_dev_unregister(drm);
336
337 v3d_gem_destroy(drm);
338
339 drm_dev_put(drm);
340
341 dma_free_wc(v3d->dev, 4096, v3d->mmu_scratch, v3d->mmu_scratch_paddr);
342
343 return 0;
344}
345
346static struct platform_driver v3d_platform_driver = {
347 .probe = v3d_platform_drm_probe,
348 .remove = v3d_platform_drm_remove,
349 .driver = {
350 .name = "v3d",
351 .of_match_table = v3d_of_match,
352 },
353};
354
355static int __init v3d_drm_register(void)
356{
357 return platform_driver_register(&v3d_platform_driver);
358}
359
360static void __exit v3d_drm_unregister(void)
361{
362 platform_driver_unregister(&v3d_platform_driver);
363}
364
365module_init(v3d_drm_register);
366module_exit(v3d_drm_unregister);
367
368MODULE_ALIAS("platform:v3d-drm");
369MODULE_DESCRIPTION("Broadcom V3D DRM Driver");
370MODULE_AUTHOR("Eric Anholt <eric@anholt.net>");
371MODULE_LICENSE("GPL v2");
372
