1
2
3
4
5
6
7
8
9
10#include <linux/irqchip.h>
11#include <linux/of.h>
12#include <linux/of_platform.h>
13#include <linux/mfd/syscon.h>
14#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
15#include <linux/regmap.h>
16#include <asm/mach/arch.h>
17#include <asm/mach/map.h>
18
19#include "common.h"
20#include "cpuidle.h"
21#include "hardware.h"
22
23static void __init imx6sl_fec_init(void)
24{
25 struct regmap *gpr;
26
27
28 gpr = syscon_regmap_lookup_by_compatible("fsl,imx6sl-iomuxc-gpr");
29 if (!IS_ERR(gpr)) {
30 regmap_update_bits(gpr, IOMUXC_GPR1,
31 IMX6SL_GPR1_FEC_CLOCK_MUX2_SEL_MASK, 0);
32 regmap_update_bits(gpr, IOMUXC_GPR1,
33 IMX6SL_GPR1_FEC_CLOCK_MUX1_SEL_MASK, 0);
34 } else {
35 pr_err("failed to find fsl,imx6sl-iomux-gpr regmap\n");
36 }
37}
38
39static void __init imx6sl_init_late(void)
40{
41
42 if (IS_ENABLED(CONFIG_ARM_IMX6Q_CPUFREQ))
43 platform_device_register_simple("imx6q-cpufreq", -1, NULL, 0);
44
45 imx6sl_cpuidle_init();
46}
47
48static void __init imx6sl_init_machine(void)
49{
50 struct device *parent;
51
52 parent = imx_soc_device_init();
53 if (parent == NULL)
54 pr_warn("failed to initialize soc device\n");
55
56 of_platform_default_populate(NULL, NULL, parent);
57
58 if (cpu_is_imx6sl())
59 imx6sl_fec_init();
60 imx_anatop_init();
61 imx6sl_pm_init();
62}
63
64static void __init imx6sl_init_irq(void)
65{
66 imx_gpc_check_dt();
67 imx_init_revision_from_anatop();
68 imx_init_l2cache();
69 imx_src_init();
70 irqchip_init();
71 if (cpu_is_imx6sl())
72 imx6_pm_ccm_init("fsl,imx6sl-ccm");
73 else
74 imx6_pm_ccm_init("fsl,imx6sll-ccm");
75}
76
77static const char * const imx6sl_dt_compat[] __initconst = {
78 "fsl,imx6sl",
79 "fsl,imx6sll",
80 NULL,
81};
82
83DT_MACHINE_START(IMX6SL, "Freescale i.MX6 SoloLite (Device Tree)")
84 .l2c_aux_val = 0,
85 .l2c_aux_mask = ~0,
86 .init_irq = imx6sl_init_irq,
87 .init_machine = imx6sl_init_machine,
88 .init_late = imx6sl_init_late,
89 .dt_compat = imx6sl_dt_compat,
90MACHINE_END
91