1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17#include <linux/pci.h>
18#include <linux/types.h>
19#include <linux/kernel.h>
20#include <linux/module.h>
21#include <linux/stddef.h>
22#include <linux/errno.h>
23#include <linux/aer.h>
24
25#include "dfl.h"
26
27#define DRV_VERSION "0.8"
28#define DRV_NAME "dfl-pci"
29
30struct cci_drvdata {
31 struct dfl_fpga_cdev *cdev;
32};
33
34static void __iomem *cci_pci_ioremap_bar(struct pci_dev *pcidev, int bar)
35{
36 if (pcim_iomap_regions(pcidev, BIT(bar), DRV_NAME))
37 return NULL;
38
39 return pcim_iomap_table(pcidev)[bar];
40}
41
42static int cci_pci_alloc_irq(struct pci_dev *pcidev)
43{
44 int ret, nvec = pci_msix_vec_count(pcidev);
45
46 if (nvec <= 0) {
47 dev_dbg(&pcidev->dev, "fpga interrupt not supported\n");
48 return 0;
49 }
50
51 ret = pci_alloc_irq_vectors(pcidev, nvec, nvec, PCI_IRQ_MSIX);
52 if (ret < 0)
53 return ret;
54
55 return nvec;
56}
57
58static void cci_pci_free_irq(struct pci_dev *pcidev)
59{
60 pci_free_irq_vectors(pcidev);
61}
62
63
64#define PCIE_DEVICE_ID_PF_INT_5_X 0xBCBD
65#define PCIE_DEVICE_ID_PF_INT_6_X 0xBCC0
66#define PCIE_DEVICE_ID_PF_DSC_1_X 0x09C4
67#define PCIE_DEVICE_ID_INTEL_PAC_N3000 0x0B30
68
69#define PCIE_DEVICE_ID_VF_INT_5_X 0xBCBF
70#define PCIE_DEVICE_ID_VF_INT_6_X 0xBCC1
71#define PCIE_DEVICE_ID_VF_DSC_1_X 0x09C5
72
73static struct pci_device_id cci_pcie_id_tbl[] = {
74 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_5_X),},
75 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_VF_INT_5_X),},
76 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_6_X),},
77 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_VF_INT_6_X),},
78 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_DSC_1_X),},
79 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_VF_DSC_1_X),},
80 {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_PAC_N3000),},
81 {0,}
82};
83MODULE_DEVICE_TABLE(pci, cci_pcie_id_tbl);
84
85static int cci_init_drvdata(struct pci_dev *pcidev)
86{
87 struct cci_drvdata *drvdata;
88
89 drvdata = devm_kzalloc(&pcidev->dev, sizeof(*drvdata), GFP_KERNEL);
90 if (!drvdata)
91 return -ENOMEM;
92
93 pci_set_drvdata(pcidev, drvdata);
94
95 return 0;
96}
97
98static void cci_remove_feature_devs(struct pci_dev *pcidev)
99{
100 struct cci_drvdata *drvdata = pci_get_drvdata(pcidev);
101
102
103 dfl_fpga_feature_devs_remove(drvdata->cdev);
104 cci_pci_free_irq(pcidev);
105}
106
107static int *cci_pci_create_irq_table(struct pci_dev *pcidev, unsigned int nvec)
108{
109 unsigned int i;
110 int *table;
111
112 table = kcalloc(nvec, sizeof(int), GFP_KERNEL);
113 if (!table)
114 return table;
115
116 for (i = 0; i < nvec; i++)
117 table[i] = pci_irq_vector(pcidev, i);
118
119 return table;
120}
121
122
123static int cci_enumerate_feature_devs(struct pci_dev *pcidev)
124{
125 struct cci_drvdata *drvdata = pci_get_drvdata(pcidev);
126 int port_num, bar, i, nvec, ret = 0;
127 struct dfl_fpga_enum_info *info;
128 struct dfl_fpga_cdev *cdev;
129 resource_size_t start, len;
130 void __iomem *base;
131 int *irq_table;
132 u32 offset;
133 u64 v;
134
135
136 info = dfl_fpga_enum_info_alloc(&pcidev->dev);
137 if (!info)
138 return -ENOMEM;
139
140
141 nvec = cci_pci_alloc_irq(pcidev);
142 if (nvec < 0) {
143 dev_err(&pcidev->dev, "Fail to alloc irq %d.\n", nvec);
144 ret = nvec;
145 goto enum_info_free_exit;
146 } else if (nvec) {
147 irq_table = cci_pci_create_irq_table(pcidev, nvec);
148 if (!irq_table) {
149 ret = -ENOMEM;
150 goto irq_free_exit;
151 }
152
153 ret = dfl_fpga_enum_info_add_irq(info, nvec, irq_table);
154 kfree(irq_table);
155 if (ret)
156 goto irq_free_exit;
157 }
158
159
160 base = cci_pci_ioremap_bar(pcidev, 0);
161 if (!base) {
162 ret = -ENOMEM;
163 goto irq_free_exit;
164 }
165
166
167
168
169
170
171 if (dfl_feature_is_fme(base)) {
172 start = pci_resource_start(pcidev, 0);
173 len = pci_resource_len(pcidev, 0);
174
175 dfl_fpga_enum_info_add_dfl(info, start, len, base);
176
177
178
179
180
181 v = readq(base + FME_HDR_CAP);
182 port_num = FIELD_GET(FME_CAP_NUM_PORTS, v);
183
184 WARN_ON(port_num > MAX_DFL_FPGA_PORT_NUM);
185
186 for (i = 0; i < port_num; i++) {
187 v = readq(base + FME_HDR_PORT_OFST(i));
188
189
190 if (!(v & FME_PORT_OFST_IMP))
191 continue;
192
193
194
195
196
197 bar = FIELD_GET(FME_PORT_OFST_BAR_ID, v);
198 offset = FIELD_GET(FME_PORT_OFST_DFH_OFST, v);
199 base = cci_pci_ioremap_bar(pcidev, bar);
200 if (!base)
201 continue;
202
203 start = pci_resource_start(pcidev, bar) + offset;
204 len = pci_resource_len(pcidev, bar) - offset;
205
206 dfl_fpga_enum_info_add_dfl(info, start, len,
207 base + offset);
208 }
209 } else if (dfl_feature_is_port(base)) {
210 start = pci_resource_start(pcidev, 0);
211 len = pci_resource_len(pcidev, 0);
212
213 dfl_fpga_enum_info_add_dfl(info, start, len, base);
214 } else {
215 ret = -ENODEV;
216 goto irq_free_exit;
217 }
218
219
220 cdev = dfl_fpga_feature_devs_enumerate(info);
221 if (IS_ERR(cdev)) {
222 dev_err(&pcidev->dev, "Enumeration failure\n");
223 ret = PTR_ERR(cdev);
224 goto irq_free_exit;
225 }
226
227 drvdata->cdev = cdev;
228
229irq_free_exit:
230 if (ret)
231 cci_pci_free_irq(pcidev);
232enum_info_free_exit:
233 dfl_fpga_enum_info_free(info);
234
235 return ret;
236}
237
238static
239int cci_pci_probe(struct pci_dev *pcidev, const struct pci_device_id *pcidevid)
240{
241 int ret;
242
243 mark_tech_preview("FPGA DFL PCIe Device Driver", THIS_MODULE);
244
245 ret = pcim_enable_device(pcidev);
246 if (ret < 0) {
247 dev_err(&pcidev->dev, "Failed to enable device %d.\n", ret);
248 return ret;
249 }
250
251 ret = pci_enable_pcie_error_reporting(pcidev);
252 if (ret && ret != -EINVAL)
253 dev_info(&pcidev->dev, "PCIE AER unavailable %d.\n", ret);
254
255 pci_set_master(pcidev);
256
257 if (!pci_set_dma_mask(pcidev, DMA_BIT_MASK(64))) {
258 ret = pci_set_consistent_dma_mask(pcidev, DMA_BIT_MASK(64));
259 if (ret)
260 goto disable_error_report_exit;
261 } else if (!pci_set_dma_mask(pcidev, DMA_BIT_MASK(32))) {
262 ret = pci_set_consistent_dma_mask(pcidev, DMA_BIT_MASK(32));
263 if (ret)
264 goto disable_error_report_exit;
265 } else {
266 ret = -EIO;
267 dev_err(&pcidev->dev, "No suitable DMA support available.\n");
268 goto disable_error_report_exit;
269 }
270
271 ret = cci_init_drvdata(pcidev);
272 if (ret) {
273 dev_err(&pcidev->dev, "Fail to init drvdata %d.\n", ret);
274 goto disable_error_report_exit;
275 }
276
277 ret = cci_enumerate_feature_devs(pcidev);
278 if (!ret)
279 return ret;
280
281 dev_err(&pcidev->dev, "enumeration failure %d.\n", ret);
282
283disable_error_report_exit:
284 pci_disable_pcie_error_reporting(pcidev);
285 return ret;
286}
287
288static int cci_pci_sriov_configure(struct pci_dev *pcidev, int num_vfs)
289{
290 struct cci_drvdata *drvdata = pci_get_drvdata(pcidev);
291 struct dfl_fpga_cdev *cdev = drvdata->cdev;
292
293 if (!num_vfs) {
294
295
296
297
298 pci_disable_sriov(pcidev);
299
300 dfl_fpga_cdev_config_ports_pf(cdev);
301
302 } else {
303 int ret;
304
305
306
307
308
309 ret = dfl_fpga_cdev_config_ports_vf(cdev, num_vfs);
310 if (ret)
311 return ret;
312
313 ret = pci_enable_sriov(pcidev, num_vfs);
314 if (ret) {
315 dfl_fpga_cdev_config_ports_pf(cdev);
316 return ret;
317 }
318 }
319
320 return num_vfs;
321}
322
323static void cci_pci_remove(struct pci_dev *pcidev)
324{
325 if (dev_is_pf(&pcidev->dev))
326 cci_pci_sriov_configure(pcidev, 0);
327
328 cci_remove_feature_devs(pcidev);
329 pci_disable_pcie_error_reporting(pcidev);
330}
331
332static struct pci_driver cci_pci_driver = {
333 .name = DRV_NAME,
334 .id_table = cci_pcie_id_tbl,
335 .probe = cci_pci_probe,
336 .remove = cci_pci_remove,
337 .sriov_configure = cci_pci_sriov_configure,
338};
339
340module_pci_driver(cci_pci_driver);
341
342MODULE_DESCRIPTION("FPGA DFL PCIe Device Driver");
343MODULE_AUTHOR("Intel Corporation");
344MODULE_LICENSE("GPL v2");
345
