1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include <linux/kernel.h>
21#include <linux/sched.h>
22#include <linux/delay.h>
23#include <linux/interrupt.h>
24#include <linux/fb.h>
25#include <linux/module.h>
26#include <linux/mm.h>
27#include <linux/console.h>
28#include <linux/errno.h>
29#include <linux/string.h>
30#include <linux/memblock.h>
31#include <linux/seq_file.h>
32#include <linux/init.h>
33#include <linux/initrd.h>
34#include <linux/root_dev.h>
35#include <linux/rtc.h>
36
37#include <asm/setup.h>
38#include <asm/bootinfo.h>
39#include <asm/irq.h>
40#include <asm/machdep.h>
41#include <asm/pgtable.h>
42#include <asm/sections.h>
43
44unsigned long memory_start;
45unsigned long memory_end;
46
47EXPORT_SYMBOL(memory_start);
48EXPORT_SYMBOL(memory_end);
49
50char __initdata command_line[COMMAND_LINE_SIZE];
51
52
53void (*mach_sched_init)(irq_handler_t handler) __initdata = NULL;
54int (*mach_set_clock_mmss)(unsigned long);
55int (*mach_hwclk) (int, struct rtc_time*);
56
57
58void (*mach_reset)(void);
59void (*mach_halt)(void);
60void (*mach_power_off)(void);
61
62#ifdef CONFIG_M68000
63#if defined(CONFIG_M68328)
64#define CPU_NAME "MC68328"
65#elif defined(CONFIG_M68EZ328)
66#define CPU_NAME "MC68EZ328"
67#elif defined(CONFIG_M68VZ328)
68#define CPU_NAME "MC68VZ328"
69#else
70#define CPU_NAME "MC68000"
71#endif
72#endif
73#ifndef CPU_NAME
74#define CPU_NAME "UNKNOWN"
75#endif
76
77
78
79
80
81
82
83#ifndef CPU_INSTR_PER_JIFFY
84#define CPU_INSTR_PER_JIFFY 16
85#endif
86
87void __init setup_arch(char **cmdline_p)
88{
89 int bootmap_size;
90
91 memory_start = PAGE_ALIGN(_ramstart);
92 memory_end = _ramend;
93
94 init_mm.start_code = (unsigned long) &_stext;
95 init_mm.end_code = (unsigned long) &_etext;
96 init_mm.end_data = (unsigned long) &_edata;
97 init_mm.brk = (unsigned long) 0;
98
99 config_BSP(&command_line[0], sizeof(command_line));
100
101#if defined(CONFIG_BOOTPARAM)
102 strncpy(&command_line[0], CONFIG_BOOTPARAM_STRING, sizeof(command_line));
103 command_line[sizeof(command_line) - 1] = 0;
104#endif
105
106 process_uboot_commandline(&command_line[0], sizeof(command_line));
107
108 pr_info("uClinux with CPU " CPU_NAME "\n");
109
110#ifdef CONFIG_UCDIMM
111 pr_info("uCdimm by Lineo, Inc. <www.lineo.com>\n");
112#endif
113#ifdef CONFIG_M68VZ328
114 pr_info("M68VZ328 support by Evan Stawnyczy <e@lineo.ca>\n");
115#endif
116#ifdef CONFIG_COLDFIRE
117 pr_info("COLDFIRE port done by Greg Ungerer, gerg@snapgear.com\n");
118#ifdef CONFIG_M5307
119 pr_info("Modified for M5307 by Dave Miller, dmiller@intellistor.com\n");
120#endif
121#ifdef CONFIG_ELITE
122 pr_info("Modified for M5206eLITE by Rob Scott, rscott@mtrob.fdns.net\n");
123#endif
124#endif
125 pr_info("Flat model support (C) 1998,1999 Kenneth Albanowski, D. Jeff Dionne\n");
126
127#if defined( CONFIG_PILOT ) && defined( CONFIG_M68328 )
128 pr_info("TRG SuperPilot FLASH card support <info@trgnet.com>\n");
129#endif
130#if defined( CONFIG_PILOT ) && defined( CONFIG_M68EZ328 )
131 pr_info("PalmV support by Lineo Inc. <jeff@uclinux.com>\n");
132#endif
133#ifdef CONFIG_DRAGEN2
134 pr_info("DragonEngine II board support by Georges Menie\n");
135#endif
136#ifdef CONFIG_M5235EVB
137 pr_info("Motorola M5235EVB support (C)2005 Syn-tech Systems, Inc. (Jate Sujjavanich)\n");
138#endif
139
140 pr_debug("KERNEL -> TEXT=0x%p-0x%p DATA=0x%p-0x%p BSS=0x%p-0x%p\n",
141 _stext, _etext, _sdata, _edata, __bss_start, __bss_stop);
142 pr_debug("MEMORY -> ROMFS=0x%p-0x%06lx MEM=0x%06lx-0x%06lx\n ",
143 __bss_stop, memory_start, memory_start, memory_end);
144
145
146 *cmdline_p = &command_line[0];
147 memcpy(boot_command_line, command_line, COMMAND_LINE_SIZE);
148 boot_command_line[COMMAND_LINE_SIZE-1] = 0;
149
150#if defined(CONFIG_FRAMEBUFFER_CONSOLE) && defined(CONFIG_DUMMY_CONSOLE)
151 conswitchp = &dummy_con;
152#endif
153
154
155
156
157
158 min_low_pfn = PFN_DOWN(memory_start);
159 max_pfn = max_low_pfn = PFN_DOWN(memory_end);
160
161 bootmap_size = init_bootmem_node(
162 NODE_DATA(0),
163 min_low_pfn,
164 PFN_DOWN(PAGE_OFFSET),
165 max_pfn);
166
167
168
169
170 free_bootmem(memory_start, memory_end - memory_start);
171 reserve_bootmem(memory_start, bootmap_size, BOOTMEM_DEFAULT);
172
173#if defined(CONFIG_UBOOT) && defined(CONFIG_BLK_DEV_INITRD)
174 if ((initrd_start > 0) && (initrd_start < initrd_end) &&
175 (initrd_end < memory_end))
176 reserve_bootmem(initrd_start, initrd_end - initrd_start,
177 BOOTMEM_DEFAULT);
178#endif
179
180
181
182
183 paging_init();
184}
185
186
187
188
189static int show_cpuinfo(struct seq_file *m, void *v)
190{
191 char *cpu, *mmu, *fpu;
192 u_long clockfreq;
193
194 cpu = CPU_NAME;
195 mmu = "none";
196 fpu = "none";
197 clockfreq = (loops_per_jiffy * HZ) * CPU_INSTR_PER_JIFFY;
198
199 seq_printf(m, "CPU:\t\t%s\n"
200 "MMU:\t\t%s\n"
201 "FPU:\t\t%s\n"
202 "Clocking:\t%lu.%1luMHz\n"
203 "BogoMips:\t%lu.%02lu\n"
204 "Calibration:\t%lu loops\n",
205 cpu, mmu, fpu,
206 clockfreq / 1000000,
207 (clockfreq / 100000) % 10,
208 (loops_per_jiffy * HZ) / 500000,
209 ((loops_per_jiffy * HZ) / 5000) % 100,
210 (loops_per_jiffy * HZ));
211
212 return 0;
213}
214
215static void *c_start(struct seq_file *m, loff_t *pos)
216{
217 return *pos < NR_CPUS ? ((void *) 0x12345678) : NULL;
218}
219
220static void *c_next(struct seq_file *m, void *v, loff_t *pos)
221{
222 ++*pos;
223 return c_start(m, pos);
224}
225
226static void c_stop(struct seq_file *m, void *v)
227{
228}
229
230const struct seq_operations cpuinfo_op = {
231 .start = c_start,
232 .next = c_next,
233 .stop = c_stop,
234 .show = show_cpuinfo,
235};
236
237