1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17#include <linux/init.h>
18#include <linux/io.h>
19#include <linux/irqchip.h>
20#include <linux/kernel.h>
21#include <linux/libfdt.h>
22#include <linux/of_fdt.h>
23
24#include <asm/bootinfo.h>
25#include <asm/prom.h>
26
27#include <asm/mach-jz4740/base.h>
28
29#include "reset.h"
30
31
32#define JZ4740_EMC_SDRAM_CTRL 0x80
33
34
35static void __init jz4740_detect_mem(void)
36{
37 void __iomem *jz_emc_base;
38 u32 ctrl, bus, bank, rows, cols;
39 phys_addr_t size;
40
41 jz_emc_base = ioremap(JZ4740_EMC_BASE_ADDR, 0x100);
42 ctrl = readl(jz_emc_base + JZ4740_EMC_SDRAM_CTRL);
43 bus = 2 - ((ctrl >> 31) & 1);
44 bank = 1 + ((ctrl >> 19) & 1);
45 cols = 8 + ((ctrl >> 26) & 7);
46 rows = 11 + ((ctrl >> 20) & 3);
47 printk(KERN_DEBUG
48 "SDRAM preconfigured: bus:%u bank:%u rows:%u cols:%u\n",
49 bus, bank, rows, cols);
50 iounmap(jz_emc_base);
51
52 size = 1 << (bus + bank + cols + rows);
53 add_memory_region(0, size, BOOT_MEM_RAM);
54}
55
56static unsigned long __init get_board_mach_type(const void *fdt)
57{
58 if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4780"))
59 return MACH_INGENIC_JZ4780;
60 if (!fdt_node_check_compatible(fdt, 0, "ingenic,jz4770"))
61 return MACH_INGENIC_JZ4770;
62
63 return MACH_INGENIC_JZ4740;
64}
65
66void __init plat_mem_setup(void)
67{
68 int offset;
69
70 jz4740_reset_init();
71 __dt_setup_arch(__dtb_start);
72
73 offset = fdt_path_offset(__dtb_start, "/memory");
74 if (offset < 0)
75 jz4740_detect_mem();
76
77 mips_machtype = get_board_mach_type(__dtb_start);
78}
79
80void __init device_tree_init(void)
81{
82 if (!initial_boot_params)
83 return;
84
85 unflatten_and_copy_device_tree();
86}
87
88const char *get_system_type(void)
89{
90 switch (mips_machtype) {
91 case MACH_INGENIC_JZ4780:
92 return "JZ4780";
93 case MACH_INGENIC_JZ4770:
94 return "JZ4770";
95 default:
96 return "JZ4740";
97 }
98}
99
100void __init arch_init_irq(void)
101{
102 irqchip_init();
103}
104