1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include <subdev/bios.h>
25#include <subdev/bios/dcb.h>
26#include <subdev/bios/gpio.h>
27#include <subdev/bios/xpio.h>
28
29u16
30dcb_gpio_table(struct nvkm_bios *bios, u8 *ver, u8 *hdr, u8 *cnt, u8 *len)
31{
32 u16 data = 0x0000;
33 u16 dcb = dcb_table(bios, ver, hdr, cnt, len);
34 if (dcb) {
35 if (*ver >= 0x30 && *hdr >= 0x0c)
36 data = nvbios_rd16(bios, dcb + 0x0a);
37 else
38 if (*ver >= 0x22 && nvbios_rd08(bios, dcb - 1) >= 0x13)
39 data = nvbios_rd16(bios, dcb - 0x0f);
40
41 if (data) {
42 *ver = nvbios_rd08(bios, data + 0x00);
43 if (*ver < 0x30) {
44 *hdr = 3;
45 *cnt = nvbios_rd08(bios, data + 0x02);
46 *len = nvbios_rd08(bios, data + 0x01);
47 } else
48 if (*ver <= 0x41) {
49 *hdr = nvbios_rd08(bios, data + 0x01);
50 *cnt = nvbios_rd08(bios, data + 0x02);
51 *len = nvbios_rd08(bios, data + 0x03);
52 } else {
53 data = 0x0000;
54 }
55 }
56 }
57 return data;
58}
59
60u16
61dcb_gpio_entry(struct nvkm_bios *bios, int idx, int ent, u8 *ver, u8 *len)
62{
63 u8 hdr, cnt, xver;
64 u16 gpio;
65
66 if (!idx--)
67 gpio = dcb_gpio_table(bios, ver, &hdr, &cnt, len);
68 else
69 gpio = dcb_xpio_table(bios, idx, &xver, &hdr, &cnt, len);
70
71 if (gpio && ent < cnt)
72 return gpio + hdr + (ent * *len);
73
74 return 0x0000;
75}
76
77u16
78dcb_gpio_parse(struct nvkm_bios *bios, int idx, int ent, u8 *ver, u8 *len,
79 struct dcb_gpio_func *gpio)
80{
81 u16 data = dcb_gpio_entry(bios, idx, ent, ver, len);
82 if (data) {
83 if (*ver < 0x40) {
84 u16 info = nvbios_rd16(bios, data);
85 *gpio = (struct dcb_gpio_func) {
86 .line = (info & 0x001f) >> 0,
87 .func = (info & 0x07e0) >> 5,
88 .log[0] = (info & 0x1800) >> 11,
89 .log[1] = (info & 0x6000) >> 13,
90 .param = !!(info & 0x8000),
91 };
92 } else
93 if (*ver < 0x41) {
94 u32 info = nvbios_rd32(bios, data);
95 *gpio = (struct dcb_gpio_func) {
96 .line = (info & 0x0000001f) >> 0,
97 .func = (info & 0x0000ff00) >> 8,
98 .log[0] = (info & 0x18000000) >> 27,
99 .log[1] = (info & 0x60000000) >> 29,
100 .param = !!(info & 0x80000000),
101 };
102 } else {
103 u32 info = nvbios_rd32(bios, data + 0);
104 u8 info1 = nvbios_rd32(bios, data + 4);
105 *gpio = (struct dcb_gpio_func) {
106 .line = (info & 0x0000003f) >> 0,
107 .func = (info & 0x0000ff00) >> 8,
108 .log[0] = (info1 & 0x30) >> 4,
109 .log[1] = (info1 & 0xc0) >> 6,
110 .param = !!(info & 0x80000000),
111 };
112 }
113 }
114
115 return data;
116}
117
118u16
119dcb_gpio_match(struct nvkm_bios *bios, int idx, u8 func, u8 line,
120 u8 *ver, u8 *len, struct dcb_gpio_func *gpio)
121{
122 u8 hdr, cnt, i = 0;
123 u16 data;
124
125 while ((data = dcb_gpio_parse(bios, idx, i++, ver, len, gpio))) {
126 if ((line == 0xff || line == gpio->line) &&
127 (func == 0xff || func == gpio->func))
128 return data;
129 }
130
131
132 if ((data = dcb_table(bios, ver, &hdr, &cnt, len))) {
133 if (*ver >= 0x22 && *ver < 0x30 && func == DCB_GPIO_TVDAC0) {
134 u8 conf = nvbios_rd08(bios, data - 5);
135 u8 addr = nvbios_rd08(bios, data - 4);
136 if (conf & 0x01) {
137 *gpio = (struct dcb_gpio_func) {
138 .func = DCB_GPIO_TVDAC0,
139 .line = addr >> 4,
140 .log[0] = !!(conf & 0x02),
141 .log[1] = !(conf & 0x02),
142 };
143 *ver = 0x00;
144 return data;
145 }
146 }
147 }
148
149 return 0x0000;
150}
151