1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54#include "vmwgfx_drv.h"
55#include "vmwgfx_binding.h"
56#include "device_include/svga3d_reg.h"
57
58#define VMW_BINDING_RT_BIT 0
59#define VMW_BINDING_PS_BIT 1
60#define VMW_BINDING_SO_T_BIT 2
61#define VMW_BINDING_VB_BIT 3
62#define VMW_BINDING_UAV_BIT 4
63#define VMW_BINDING_CS_UAV_BIT 5
64#define VMW_BINDING_NUM_BITS 6
65
66#define VMW_BINDING_PS_SR_BIT 0
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96struct vmw_ctx_binding_state {
97 struct vmw_private *dev_priv;
98 struct list_head list;
99 struct vmw_ctx_bindinfo_view render_targets[SVGA3D_RT_MAX];
100 struct vmw_ctx_bindinfo_tex texture_units[SVGA3D_NUM_TEXTURE_UNITS];
101 struct vmw_ctx_bindinfo_view ds_view;
102 struct vmw_ctx_bindinfo_so_target so_targets[SVGA3D_DX_MAX_SOTARGETS];
103 struct vmw_ctx_bindinfo_vb vertex_buffers[SVGA3D_DX_MAX_VERTEXBUFFERS];
104 struct vmw_ctx_bindinfo_ib index_buffer;
105 struct vmw_dx_shader_bindings per_shader[SVGA3D_NUM_SHADERTYPE];
106 struct vmw_ctx_bindinfo_uav ua_views[VMW_MAX_UAV_BIND_TYPE];
107 struct vmw_ctx_bindinfo_so so_state;
108
109 unsigned long dirty;
110 DECLARE_BITMAP(dirty_vb, SVGA3D_DX_MAX_VERTEXBUFFERS);
111
112 u32 bind_cmd_buffer[VMW_MAX_VIEW_BINDINGS];
113 u32 bind_cmd_count;
114 u32 bind_first_slot;
115};
116
117static int vmw_binding_scrub_shader(struct vmw_ctx_bindinfo *bi, bool rebind);
118static int vmw_binding_scrub_render_target(struct vmw_ctx_bindinfo *bi,
119 bool rebind);
120static int vmw_binding_scrub_texture(struct vmw_ctx_bindinfo *bi, bool rebind);
121static int vmw_binding_scrub_cb(struct vmw_ctx_bindinfo *bi, bool rebind);
122static int vmw_binding_scrub_dx_rt(struct vmw_ctx_bindinfo *bi, bool rebind);
123static int vmw_binding_scrub_sr(struct vmw_ctx_bindinfo *bi, bool rebind);
124static int vmw_binding_scrub_so_target(struct vmw_ctx_bindinfo *bi, bool rebind);
125static int vmw_binding_emit_dirty(struct vmw_ctx_binding_state *cbs);
126static int vmw_binding_scrub_dx_shader(struct vmw_ctx_bindinfo *bi,
127 bool rebind);
128static int vmw_binding_scrub_ib(struct vmw_ctx_bindinfo *bi, bool rebind);
129static int vmw_binding_scrub_vb(struct vmw_ctx_bindinfo *bi, bool rebind);
130static int vmw_binding_scrub_uav(struct vmw_ctx_bindinfo *bi, bool rebind);
131static int vmw_binding_scrub_cs_uav(struct vmw_ctx_bindinfo *bi, bool rebind);
132static int vmw_binding_scrub_so(struct vmw_ctx_bindinfo *bi, bool rebind);
133
134static void vmw_binding_build_asserts(void) __attribute__ ((unused));
135
136typedef int (*vmw_scrub_func)(struct vmw_ctx_bindinfo *, bool);
137
138
139
140
141
142
143
144
145
146
147
148
149
150struct vmw_binding_info {
151 size_t size;
152 const size_t *offsets;
153 vmw_scrub_func scrub_func;
154};
155
156
157
158
159
160static const size_t vmw_binding_shader_offsets[] = {
161 offsetof(struct vmw_ctx_binding_state, per_shader[0].shader),
162 offsetof(struct vmw_ctx_binding_state, per_shader[1].shader),
163 offsetof(struct vmw_ctx_binding_state, per_shader[2].shader),
164 offsetof(struct vmw_ctx_binding_state, per_shader[3].shader),
165 offsetof(struct vmw_ctx_binding_state, per_shader[4].shader),
166 offsetof(struct vmw_ctx_binding_state, per_shader[5].shader),
167};
168static const size_t vmw_binding_rt_offsets[] = {
169 offsetof(struct vmw_ctx_binding_state, render_targets),
170};
171static const size_t vmw_binding_tex_offsets[] = {
172 offsetof(struct vmw_ctx_binding_state, texture_units),
173};
174static const size_t vmw_binding_cb_offsets[] = {
175 offsetof(struct vmw_ctx_binding_state, per_shader[0].const_buffers),
176 offsetof(struct vmw_ctx_binding_state, per_shader[1].const_buffers),
177 offsetof(struct vmw_ctx_binding_state, per_shader[2].const_buffers),
178 offsetof(struct vmw_ctx_binding_state, per_shader[3].const_buffers),
179 offsetof(struct vmw_ctx_binding_state, per_shader[4].const_buffers),
180 offsetof(struct vmw_ctx_binding_state, per_shader[5].const_buffers),
181};
182static const size_t vmw_binding_dx_ds_offsets[] = {
183 offsetof(struct vmw_ctx_binding_state, ds_view),
184};
185static const size_t vmw_binding_sr_offsets[] = {
186 offsetof(struct vmw_ctx_binding_state, per_shader[0].shader_res),
187 offsetof(struct vmw_ctx_binding_state, per_shader[1].shader_res),
188 offsetof(struct vmw_ctx_binding_state, per_shader[2].shader_res),
189 offsetof(struct vmw_ctx_binding_state, per_shader[3].shader_res),
190 offsetof(struct vmw_ctx_binding_state, per_shader[4].shader_res),
191 offsetof(struct vmw_ctx_binding_state, per_shader[5].shader_res),
192};
193static const size_t vmw_binding_so_target_offsets[] = {
194 offsetof(struct vmw_ctx_binding_state, so_targets),
195};
196static const size_t vmw_binding_vb_offsets[] = {
197 offsetof(struct vmw_ctx_binding_state, vertex_buffers),
198};
199static const size_t vmw_binding_ib_offsets[] = {
200 offsetof(struct vmw_ctx_binding_state, index_buffer),
201};
202static const size_t vmw_binding_uav_offsets[] = {
203 offsetof(struct vmw_ctx_binding_state, ua_views[0].views),
204};
205static const size_t vmw_binding_cs_uav_offsets[] = {
206 offsetof(struct vmw_ctx_binding_state, ua_views[1].views),
207};
208static const size_t vmw_binding_so_offsets[] = {
209 offsetof(struct vmw_ctx_binding_state, so_state),
210};
211
212static const struct vmw_binding_info vmw_binding_infos[] = {
213 [vmw_ctx_binding_shader] = {
214 .size = sizeof(struct vmw_ctx_bindinfo_shader),
215 .offsets = vmw_binding_shader_offsets,
216 .scrub_func = vmw_binding_scrub_shader},
217 [vmw_ctx_binding_rt] = {
218 .size = sizeof(struct vmw_ctx_bindinfo_view),
219 .offsets = vmw_binding_rt_offsets,
220 .scrub_func = vmw_binding_scrub_render_target},
221 [vmw_ctx_binding_tex] = {
222 .size = sizeof(struct vmw_ctx_bindinfo_tex),
223 .offsets = vmw_binding_tex_offsets,
224 .scrub_func = vmw_binding_scrub_texture},
225 [vmw_ctx_binding_cb] = {
226 .size = sizeof(struct vmw_ctx_bindinfo_cb),
227 .offsets = vmw_binding_cb_offsets,
228 .scrub_func = vmw_binding_scrub_cb},
229 [vmw_ctx_binding_dx_shader] = {
230 .size = sizeof(struct vmw_ctx_bindinfo_shader),
231 .offsets = vmw_binding_shader_offsets,
232 .scrub_func = vmw_binding_scrub_dx_shader},
233 [vmw_ctx_binding_dx_rt] = {
234 .size = sizeof(struct vmw_ctx_bindinfo_view),
235 .offsets = vmw_binding_rt_offsets,
236 .scrub_func = vmw_binding_scrub_dx_rt},
237 [vmw_ctx_binding_sr] = {
238 .size = sizeof(struct vmw_ctx_bindinfo_view),
239 .offsets = vmw_binding_sr_offsets,
240 .scrub_func = vmw_binding_scrub_sr},
241 [vmw_ctx_binding_ds] = {
242 .size = sizeof(struct vmw_ctx_bindinfo_view),
243 .offsets = vmw_binding_dx_ds_offsets,
244 .scrub_func = vmw_binding_scrub_dx_rt},
245 [vmw_ctx_binding_so_target] = {
246 .size = sizeof(struct vmw_ctx_bindinfo_so_target),
247 .offsets = vmw_binding_so_target_offsets,
248 .scrub_func = vmw_binding_scrub_so_target},
249 [vmw_ctx_binding_vb] = {
250 .size = sizeof(struct vmw_ctx_bindinfo_vb),
251 .offsets = vmw_binding_vb_offsets,
252 .scrub_func = vmw_binding_scrub_vb},
253 [vmw_ctx_binding_ib] = {
254 .size = sizeof(struct vmw_ctx_bindinfo_ib),
255 .offsets = vmw_binding_ib_offsets,
256 .scrub_func = vmw_binding_scrub_ib},
257 [vmw_ctx_binding_uav] = {
258 .size = sizeof(struct vmw_ctx_bindinfo_view),
259 .offsets = vmw_binding_uav_offsets,
260 .scrub_func = vmw_binding_scrub_uav},
261 [vmw_ctx_binding_cs_uav] = {
262 .size = sizeof(struct vmw_ctx_bindinfo_view),
263 .offsets = vmw_binding_cs_uav_offsets,
264 .scrub_func = vmw_binding_scrub_cs_uav},
265 [vmw_ctx_binding_so] = {
266 .size = sizeof(struct vmw_ctx_bindinfo_so),
267 .offsets = vmw_binding_so_offsets,
268 .scrub_func = vmw_binding_scrub_so},
269};
270
271
272
273
274
275
276
277
278
279
280
281
282
283static const struct vmw_resource *
284vmw_cbs_context(const struct vmw_ctx_binding_state *cbs)
285{
286 if (list_empty(&cbs->list))
287 return NULL;
288
289 return list_first_entry(&cbs->list, struct vmw_ctx_bindinfo,
290 ctx_list)->ctx;
291}
292
293
294
295
296
297
298
299
300
301static struct vmw_ctx_bindinfo *
302vmw_binding_loc(struct vmw_ctx_binding_state *cbs,
303 enum vmw_ctx_binding_type bt, u32 shader_slot, u32 slot)
304{
305 const struct vmw_binding_info *b = &vmw_binding_infos[bt];
306 size_t offset = b->offsets[shader_slot] + b->size*slot;
307
308 return (struct vmw_ctx_bindinfo *)((u8 *) cbs + offset);
309}
310
311
312
313
314
315
316
317
318
319
320static void vmw_binding_drop(struct vmw_ctx_bindinfo *bi)
321{
322 list_del(&bi->ctx_list);
323 if (!list_empty(&bi->res_list))
324 list_del(&bi->res_list);
325 bi->ctx = NULL;
326}
327
328
329
330
331
332
333
334
335
336
337
338
339void vmw_binding_add(struct vmw_ctx_binding_state *cbs,
340 const struct vmw_ctx_bindinfo *bi,
341 u32 shader_slot, u32 slot)
342{
343 struct vmw_ctx_bindinfo *loc =
344 vmw_binding_loc(cbs, bi->bt, shader_slot, slot);
345 const struct vmw_binding_info *b = &vmw_binding_infos[bi->bt];
346
347 if (loc->ctx != NULL)
348 vmw_binding_drop(loc);
349
350 memcpy(loc, bi, b->size);
351 loc->scrubbed = false;
352 list_add(&loc->ctx_list, &cbs->list);
353 INIT_LIST_HEAD(&loc->res_list);
354}
355
356
357
358
359
360
361
362void vmw_binding_add_uav_index(struct vmw_ctx_binding_state *cbs, uint32 slot,
363 uint32 index)
364{
365 cbs->ua_views[slot].index = index;
366}
367
368
369
370
371
372
373
374
375
376static void vmw_binding_transfer(struct vmw_ctx_binding_state *cbs,
377 const struct vmw_ctx_binding_state *from,
378 const struct vmw_ctx_bindinfo *bi)
379{
380 size_t offset = (unsigned long)bi - (unsigned long)from;
381 struct vmw_ctx_bindinfo *loc = (struct vmw_ctx_bindinfo *)
382 ((unsigned long) cbs + offset);
383
384 if (loc->ctx != NULL) {
385 WARN_ON(bi->scrubbed);
386
387 vmw_binding_drop(loc);
388 }
389
390 if (bi->res != NULL) {
391 memcpy(loc, bi, vmw_binding_infos[bi->bt].size);
392 list_add_tail(&loc->ctx_list, &cbs->list);
393 list_add_tail(&loc->res_list, &loc->res->binding_head);
394 }
395}
396
397
398
399
400
401
402
403
404
405
406void vmw_binding_state_kill(struct vmw_ctx_binding_state *cbs)
407{
408 struct vmw_ctx_bindinfo *entry, *next;
409
410 vmw_binding_state_scrub(cbs);
411 list_for_each_entry_safe(entry, next, &cbs->list, ctx_list)
412 vmw_binding_drop(entry);
413}
414
415
416
417
418
419
420
421
422
423
424void vmw_binding_state_scrub(struct vmw_ctx_binding_state *cbs)
425{
426 struct vmw_ctx_bindinfo *entry;
427
428 list_for_each_entry(entry, &cbs->list, ctx_list) {
429 if (!entry->scrubbed) {
430 (void) vmw_binding_infos[entry->bt].scrub_func
431 (entry, false);
432 entry->scrubbed = true;
433 }
434 }
435
436 (void) vmw_binding_emit_dirty(cbs);
437}
438
439
440
441
442
443
444
445
446
447
448void vmw_binding_res_list_kill(struct list_head *head)
449{
450 struct vmw_ctx_bindinfo *entry, *next;
451
452 vmw_binding_res_list_scrub(head);
453 list_for_each_entry_safe(entry, next, head, res_list)
454 vmw_binding_drop(entry);
455}
456
457
458
459
460
461
462
463
464
465
466void vmw_binding_res_list_scrub(struct list_head *head)
467{
468 struct vmw_ctx_bindinfo *entry;
469
470 list_for_each_entry(entry, head, res_list) {
471 if (!entry->scrubbed) {
472 (void) vmw_binding_infos[entry->bt].scrub_func
473 (entry, false);
474 entry->scrubbed = true;
475 }
476 }
477
478 list_for_each_entry(entry, head, res_list) {
479 struct vmw_ctx_binding_state *cbs =
480 vmw_context_binding_state(entry->ctx);
481
482 (void) vmw_binding_emit_dirty(cbs);
483 }
484}
485
486
487
488
489
490
491
492
493
494
495
496
497
498void vmw_binding_state_commit(struct vmw_ctx_binding_state *to,
499 struct vmw_ctx_binding_state *from)
500{
501 struct vmw_ctx_bindinfo *entry, *next;
502
503 list_for_each_entry_safe(entry, next, &from->list, ctx_list) {
504 vmw_binding_transfer(to, from, entry);
505 vmw_binding_drop(entry);
506 }
507
508
509 to->ua_views[0].index = from->ua_views[0].index;
510 to->ua_views[1].index = from->ua_views[1].index;
511}
512
513
514
515
516
517
518
519
520
521int vmw_binding_rebind_all(struct vmw_ctx_binding_state *cbs)
522{
523 struct vmw_ctx_bindinfo *entry;
524 int ret;
525
526 list_for_each_entry(entry, &cbs->list, ctx_list) {
527 if (likely(!entry->scrubbed))
528 continue;
529
530 if ((entry->res == NULL || entry->res->id ==
531 SVGA3D_INVALID_ID))
532 continue;
533
534 ret = vmw_binding_infos[entry->bt].scrub_func(entry, true);
535 if (unlikely(ret != 0))
536 return ret;
537
538 entry->scrubbed = false;
539 }
540
541 return vmw_binding_emit_dirty(cbs);
542}
543
544
545
546
547
548
549
550static int vmw_binding_scrub_shader(struct vmw_ctx_bindinfo *bi, bool rebind)
551{
552 struct vmw_ctx_bindinfo_shader *binding =
553 container_of(bi, typeof(*binding), bi);
554 struct vmw_private *dev_priv = bi->ctx->dev_priv;
555 struct {
556 SVGA3dCmdHeader header;
557 SVGA3dCmdSetShader body;
558 } *cmd;
559
560 cmd = VMW_CMD_RESERVE(dev_priv, sizeof(*cmd));
561 if (unlikely(cmd == NULL))
562 return -ENOMEM;
563
564 cmd->header.id = SVGA_3D_CMD_SET_SHADER;
565 cmd->header.size = sizeof(cmd->body);
566 cmd->body.cid = bi->ctx->id;
567 cmd->body.type = binding->shader_slot + SVGA3D_SHADERTYPE_MIN;
568 cmd->body.shid = ((rebind) ? bi->res->id : SVGA3D_INVALID_ID);
569 vmw_cmd_commit(dev_priv, sizeof(*cmd));
570
571 return 0;
572}
573
574
575
576
577
578
579
580
581static int vmw_binding_scrub_render_target(struct vmw_ctx_bindinfo *bi,
582 bool rebind)
583{
584 struct vmw_ctx_bindinfo_view *binding =
585 container_of(bi, typeof(*binding), bi);
586 struct vmw_private *dev_priv = bi->ctx->dev_priv;
587 struct {
588 SVGA3dCmdHeader header;
589 SVGA3dCmdSetRenderTarget body;
590 } *cmd;
591
592 cmd = VMW_CMD_RESERVE(dev_priv, sizeof(*cmd));
593 if (unlikely(cmd == NULL))
594 return -ENOMEM;
595
596 cmd->header.id = SVGA_3D_CMD_SETRENDERTARGET;
597 cmd->header.size = sizeof(cmd->body);
598 cmd->body.cid = bi->ctx->id;
599 cmd->body.type = binding->slot;
600 cmd->body.target.sid = ((rebind) ? bi->res->id : SVGA3D_INVALID_ID);
601 cmd->body.target.face = 0;
602 cmd->body.target.mipmap = 0;
603 vmw_cmd_commit(dev_priv, sizeof(*cmd));
604
605 return 0;
606}
607
608
609
610
611
612
613
614
615
616
617static int vmw_binding_scrub_texture(struct vmw_ctx_bindinfo *bi,
618 bool rebind)
619{
620 struct vmw_ctx_bindinfo_tex *binding =
621 container_of(bi, typeof(*binding), bi);
622 struct vmw_private *dev_priv = bi->ctx->dev_priv;
623 struct {
624 SVGA3dCmdHeader header;
625 struct {
626 SVGA3dCmdSetTextureState c;
627 SVGA3dTextureState s1;
628 } body;
629 } *cmd;
630
631 cmd = VMW_CMD_RESERVE(dev_priv, sizeof(*cmd));
632 if (unlikely(cmd == NULL))
633 return -ENOMEM;
634
635 cmd->header.id = SVGA_3D_CMD_SETTEXTURESTATE;
636 cmd->header.size = sizeof(cmd->body);
637 cmd->body.c.cid = bi->ctx->id;
638 cmd->body.s1.stage = binding->texture_stage;
639 cmd->body.s1.name = SVGA3D_TS_BIND_TEXTURE;
640 cmd->body.s1.value = ((rebind) ? bi->res->id : SVGA3D_INVALID_ID);
641 vmw_cmd_commit(dev_priv, sizeof(*cmd));
642
643 return 0;
644}
645
646
647
648
649
650
651
652static int vmw_binding_scrub_dx_shader(struct vmw_ctx_bindinfo *bi, bool rebind)
653{
654 struct vmw_ctx_bindinfo_shader *binding =
655 container_of(bi, typeof(*binding), bi);
656 struct vmw_private *dev_priv = bi->ctx->dev_priv;
657 struct {
658 SVGA3dCmdHeader header;
659 SVGA3dCmdDXSetShader body;
660 } *cmd;
661
662 cmd = VMW_CMD_CTX_RESERVE(dev_priv, sizeof(*cmd), bi->ctx->id);
663 if (unlikely(cmd == NULL))
664 return -ENOMEM;
665
666 cmd->header.id = SVGA_3D_CMD_DX_SET_SHADER;
667 cmd->header.size = sizeof(cmd->body);
668 cmd->body.type = binding->shader_slot + SVGA3D_SHADERTYPE_MIN;
669 cmd->body.shaderId = ((rebind) ? bi->res->id : SVGA3D_INVALID_ID);
670 vmw_cmd_commit(dev_priv, sizeof(*cmd));
671
672 return 0;
673}
674
675
676
677
678
679
680
681static int vmw_binding_scrub_cb(struct vmw_ctx_bindinfo *bi, bool rebind)
682{
683 struct vmw_ctx_bindinfo_cb *binding =
684 container_of(bi, typeof(*binding), bi);
685 struct vmw_private *dev_priv = bi->ctx->dev_priv;
686 struct {
687 SVGA3dCmdHeader header;
688 SVGA3dCmdDXSetSingleConstantBuffer body;
689 } *cmd;
690
691 cmd = VMW_CMD_CTX_RESERVE(dev_priv, sizeof(*cmd), bi->ctx->id);
692 if (unlikely(cmd == NULL))
693 return -ENOMEM;
694
695 cmd->header.id = SVGA_3D_CMD_DX_SET_SINGLE_CONSTANT_BUFFER;
696 cmd->header.size = sizeof(cmd->body);
697 cmd->body.slot = binding->slot;
698 cmd->body.type = binding->shader_slot + SVGA3D_SHADERTYPE_MIN;
699 if (rebind) {
700 cmd->body.offsetInBytes = binding->offset;
701 cmd->body.sizeInBytes = binding->size;
702 cmd->body.sid = bi->res->id;
703 } else {
704 cmd->body.offsetInBytes = 0;
705 cmd->body.sizeInBytes = 0;
706 cmd->body.sid = SVGA3D_INVALID_ID;
707 }
708 vmw_cmd_commit(dev_priv, sizeof(*cmd));
709
710 return 0;
711}
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727static void vmw_collect_view_ids(struct vmw_ctx_binding_state *cbs,
728 const struct vmw_ctx_bindinfo_view *biv,
729 u32 max_num)
730{
731 unsigned long i;
732
733 cbs->bind_cmd_count = 0;
734 cbs->bind_first_slot = 0;
735
736 for (i = 0; i < max_num; ++i, ++biv) {
737 if (!biv->bi.ctx)
738 break;
739
740 cbs->bind_cmd_buffer[cbs->bind_cmd_count++] =
741 ((biv->bi.scrubbed) ?
742 SVGA3D_INVALID_ID : biv->bi.res->id);
743 }
744}
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760static void vmw_collect_dirty_view_ids(struct vmw_ctx_binding_state *cbs,
761 const struct vmw_ctx_bindinfo *bi,
762 unsigned long *dirty,
763 u32 max_num)
764{
765 const struct vmw_ctx_bindinfo_view *biv =
766 container_of(bi, struct vmw_ctx_bindinfo_view, bi);
767 unsigned long i, next_bit;
768
769 cbs->bind_cmd_count = 0;
770 i = find_first_bit(dirty, max_num);
771 next_bit = i;
772 cbs->bind_first_slot = i;
773
774 biv += i;
775 for (; i < max_num; ++i, ++biv) {
776 cbs->bind_cmd_buffer[cbs->bind_cmd_count++] =
777 ((!biv->bi.ctx || biv->bi.scrubbed) ?
778 SVGA3D_INVALID_ID : biv->bi.res->id);
779
780 if (next_bit == i) {
781 next_bit = find_next_bit(dirty, max_num, i + 1);
782 if (next_bit >= max_num)
783 break;
784 }
785 }
786}
787
788
789
790
791
792
793
794static int vmw_emit_set_sr(struct vmw_ctx_binding_state *cbs,
795 int shader_slot)
796{
797 const struct vmw_ctx_bindinfo *loc =
798 &cbs->per_shader[shader_slot].shader_res[0].bi;
799 struct {
800 SVGA3dCmdHeader header;
801 SVGA3dCmdDXSetShaderResources body;
802 } *cmd;
803 size_t cmd_size, view_id_size;
804 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
805
806 vmw_collect_dirty_view_ids(cbs, loc,
807 cbs->per_shader[shader_slot].dirty_sr,
808 SVGA3D_DX_MAX_SRVIEWS);
809 if (cbs->bind_cmd_count == 0)
810 return 0;
811
812 view_id_size = cbs->bind_cmd_count*sizeof(uint32);
813 cmd_size = sizeof(*cmd) + view_id_size;
814 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
815 if (unlikely(cmd == NULL))
816 return -ENOMEM;
817
818 cmd->header.id = SVGA_3D_CMD_DX_SET_SHADER_RESOURCES;
819 cmd->header.size = sizeof(cmd->body) + view_id_size;
820 cmd->body.type = shader_slot + SVGA3D_SHADERTYPE_MIN;
821 cmd->body.startView = cbs->bind_first_slot;
822
823 memcpy(&cmd[1], cbs->bind_cmd_buffer, view_id_size);
824
825 vmw_cmd_commit(ctx->dev_priv, cmd_size);
826 bitmap_clear(cbs->per_shader[shader_slot].dirty_sr,
827 cbs->bind_first_slot, cbs->bind_cmd_count);
828
829 return 0;
830}
831
832
833
834
835
836
837static int vmw_emit_set_rt(struct vmw_ctx_binding_state *cbs)
838{
839 const struct vmw_ctx_bindinfo_view *loc = &cbs->render_targets[0];
840 struct {
841 SVGA3dCmdHeader header;
842 SVGA3dCmdDXSetRenderTargets body;
843 } *cmd;
844 size_t cmd_size, view_id_size;
845 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
846
847 vmw_collect_view_ids(cbs, loc, SVGA3D_MAX_SIMULTANEOUS_RENDER_TARGETS);
848 view_id_size = cbs->bind_cmd_count*sizeof(uint32);
849 cmd_size = sizeof(*cmd) + view_id_size;
850 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
851 if (unlikely(cmd == NULL))
852 return -ENOMEM;
853
854 cmd->header.id = SVGA_3D_CMD_DX_SET_RENDERTARGETS;
855 cmd->header.size = sizeof(cmd->body) + view_id_size;
856
857 if (cbs->ds_view.bi.ctx && !cbs->ds_view.bi.scrubbed)
858 cmd->body.depthStencilViewId = cbs->ds_view.bi.res->id;
859 else
860 cmd->body.depthStencilViewId = SVGA3D_INVALID_ID;
861
862 memcpy(&cmd[1], cbs->bind_cmd_buffer, view_id_size);
863
864 vmw_cmd_commit(ctx->dev_priv, cmd_size);
865
866 return 0;
867
868}
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884static void vmw_collect_so_targets(struct vmw_ctx_binding_state *cbs,
885 const struct vmw_ctx_bindinfo_so_target *biso,
886 u32 max_num)
887{
888 unsigned long i;
889 SVGA3dSoTarget *so_buffer = (SVGA3dSoTarget *) cbs->bind_cmd_buffer;
890
891 cbs->bind_cmd_count = 0;
892 cbs->bind_first_slot = 0;
893
894 for (i = 0; i < max_num; ++i, ++biso, ++so_buffer,
895 ++cbs->bind_cmd_count) {
896 if (!biso->bi.ctx)
897 break;
898
899 if (!biso->bi.scrubbed) {
900 so_buffer->sid = biso->bi.res->id;
901 so_buffer->offset = biso->offset;
902 so_buffer->sizeInBytes = biso->size;
903 } else {
904 so_buffer->sid = SVGA3D_INVALID_ID;
905 so_buffer->offset = 0;
906 so_buffer->sizeInBytes = 0;
907 }
908 }
909}
910
911
912
913
914
915
916static int vmw_emit_set_so_target(struct vmw_ctx_binding_state *cbs)
917{
918 const struct vmw_ctx_bindinfo_so_target *loc = &cbs->so_targets[0];
919 struct {
920 SVGA3dCmdHeader header;
921 SVGA3dCmdDXSetSOTargets body;
922 } *cmd;
923 size_t cmd_size, so_target_size;
924 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
925
926 vmw_collect_so_targets(cbs, loc, SVGA3D_DX_MAX_SOTARGETS);
927 if (cbs->bind_cmd_count == 0)
928 return 0;
929
930 so_target_size = cbs->bind_cmd_count*sizeof(SVGA3dSoTarget);
931 cmd_size = sizeof(*cmd) + so_target_size;
932 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
933 if (unlikely(cmd == NULL))
934 return -ENOMEM;
935
936 cmd->header.id = SVGA_3D_CMD_DX_SET_SOTARGETS;
937 cmd->header.size = sizeof(cmd->body) + so_target_size;
938 memcpy(&cmd[1], cbs->bind_cmd_buffer, so_target_size);
939
940 vmw_cmd_commit(ctx->dev_priv, cmd_size);
941
942 return 0;
943
944}
945
946
947
948
949
950
951
952static int vmw_binding_emit_dirty_ps(struct vmw_ctx_binding_state *cbs)
953{
954 struct vmw_dx_shader_bindings *sb = &cbs->per_shader[0];
955 u32 i;
956 int ret;
957
958 for (i = 0; i < SVGA3D_NUM_SHADERTYPE_DX10; ++i, ++sb) {
959 if (!test_bit(VMW_BINDING_PS_SR_BIT, &sb->dirty))
960 continue;
961
962 ret = vmw_emit_set_sr(cbs, i);
963 if (ret)
964 break;
965
966 __clear_bit(VMW_BINDING_PS_SR_BIT, &sb->dirty);
967 }
968
969 return 0;
970}
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987static void vmw_collect_dirty_vbs(struct vmw_ctx_binding_state *cbs,
988 const struct vmw_ctx_bindinfo *bi,
989 unsigned long *dirty,
990 u32 max_num)
991{
992 const struct vmw_ctx_bindinfo_vb *biv =
993 container_of(bi, struct vmw_ctx_bindinfo_vb, bi);
994 unsigned long i, next_bit;
995 SVGA3dVertexBuffer *vbs = (SVGA3dVertexBuffer *) &cbs->bind_cmd_buffer;
996
997 cbs->bind_cmd_count = 0;
998 i = find_first_bit(dirty, max_num);
999 next_bit = i;
1000 cbs->bind_first_slot = i;
1001
1002 biv += i;
1003 for (; i < max_num; ++i, ++biv, ++vbs) {
1004 if (!biv->bi.ctx || biv->bi.scrubbed) {
1005 vbs->sid = SVGA3D_INVALID_ID;
1006 vbs->stride = 0;
1007 vbs->offset = 0;
1008 } else {
1009 vbs->sid = biv->bi.res->id;
1010 vbs->stride = biv->stride;
1011 vbs->offset = biv->offset;
1012 }
1013 cbs->bind_cmd_count++;
1014 if (next_bit == i) {
1015 next_bit = find_next_bit(dirty, max_num, i + 1);
1016 if (next_bit >= max_num)
1017 break;
1018 }
1019 }
1020}
1021
1022
1023
1024
1025
1026
1027
1028static int vmw_emit_set_vb(struct vmw_ctx_binding_state *cbs)
1029{
1030 const struct vmw_ctx_bindinfo *loc =
1031 &cbs->vertex_buffers[0].bi;
1032 struct {
1033 SVGA3dCmdHeader header;
1034 SVGA3dCmdDXSetVertexBuffers body;
1035 } *cmd;
1036 size_t cmd_size, set_vb_size;
1037 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
1038
1039 vmw_collect_dirty_vbs(cbs, loc, cbs->dirty_vb,
1040 SVGA3D_DX_MAX_VERTEXBUFFERS);
1041 if (cbs->bind_cmd_count == 0)
1042 return 0;
1043
1044 set_vb_size = cbs->bind_cmd_count*sizeof(SVGA3dVertexBuffer);
1045 cmd_size = sizeof(*cmd) + set_vb_size;
1046 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
1047 if (unlikely(cmd == NULL))
1048 return -ENOMEM;
1049
1050 cmd->header.id = SVGA_3D_CMD_DX_SET_VERTEX_BUFFERS;
1051 cmd->header.size = sizeof(cmd->body) + set_vb_size;
1052 cmd->body.startBuffer = cbs->bind_first_slot;
1053
1054 memcpy(&cmd[1], cbs->bind_cmd_buffer, set_vb_size);
1055
1056 vmw_cmd_commit(ctx->dev_priv, cmd_size);
1057 bitmap_clear(cbs->dirty_vb,
1058 cbs->bind_first_slot, cbs->bind_cmd_count);
1059
1060 return 0;
1061}
1062
1063static int vmw_emit_set_uav(struct vmw_ctx_binding_state *cbs)
1064{
1065 const struct vmw_ctx_bindinfo_view *loc = &cbs->ua_views[0].views[0];
1066 struct {
1067 SVGA3dCmdHeader header;
1068 SVGA3dCmdDXSetUAViews body;
1069 } *cmd;
1070 size_t cmd_size, view_id_size;
1071 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
1072
1073 vmw_collect_view_ids(cbs, loc, SVGA3D_MAX_UAVIEWS);
1074 view_id_size = cbs->bind_cmd_count*sizeof(uint32);
1075 cmd_size = sizeof(*cmd) + view_id_size;
1076 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
1077 if (!cmd)
1078 return -ENOMEM;
1079
1080 cmd->header.id = SVGA_3D_CMD_DX_SET_UA_VIEWS;
1081 cmd->header.size = sizeof(cmd->body) + view_id_size;
1082
1083
1084 cmd->body.uavSpliceIndex = cbs->ua_views[0].index;
1085
1086 memcpy(&cmd[1], cbs->bind_cmd_buffer, view_id_size);
1087
1088 vmw_cmd_commit(ctx->dev_priv, cmd_size);
1089
1090 return 0;
1091}
1092
1093static int vmw_emit_set_cs_uav(struct vmw_ctx_binding_state *cbs)
1094{
1095 const struct vmw_ctx_bindinfo_view *loc = &cbs->ua_views[1].views[0];
1096 struct {
1097 SVGA3dCmdHeader header;
1098 SVGA3dCmdDXSetCSUAViews body;
1099 } *cmd;
1100 size_t cmd_size, view_id_size;
1101 const struct vmw_resource *ctx = vmw_cbs_context(cbs);
1102
1103 vmw_collect_view_ids(cbs, loc, SVGA3D_MAX_UAVIEWS);
1104 view_id_size = cbs->bind_cmd_count*sizeof(uint32);
1105 cmd_size = sizeof(*cmd) + view_id_size;
1106 cmd = VMW_CMD_CTX_RESERVE(ctx->dev_priv, cmd_size, ctx->id);
1107 if (!cmd)
1108 return -ENOMEM;
1109
1110 cmd->header.id = SVGA_3D_CMD_DX_SET_CS_UA_VIEWS;
1111 cmd->header.size = sizeof(cmd->body) + view_id_size;
1112
1113
1114 cmd->body.startIndex = cbs->ua_views[1].index;
1115
1116 memcpy(&cmd[1], cbs->bind_cmd_buffer, view_id_size);
1117
1118 vmw_cmd_commit(ctx->dev_priv, cmd_size);
1119
1120 return 0;
1121}
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133static int vmw_binding_emit_dirty(struct vmw_ctx_binding_state *cbs)
1134{
1135 int ret = 0;
1136 unsigned long hit = 0;
1137
1138 while ((hit = find_next_bit(&cbs->dirty, VMW_BINDING_NUM_BITS, hit))
1139 < VMW_BINDING_NUM_BITS) {
1140
1141 switch (hit) {
1142 case VMW_BINDING_RT_BIT:
1143 ret = vmw_emit_set_rt(cbs);
1144 break;
1145 case VMW_BINDING_PS_BIT:
1146 ret = vmw_binding_emit_dirty_ps(cbs);
1147 break;
1148 case VMW_BINDING_SO_T_BIT:
1149 ret = vmw_emit_set_so_target(cbs);
1150 break;
1151 case VMW_BINDING_VB_BIT:
1152 ret = vmw_emit_set_vb(cbs);
1153 break;
1154 case VMW_BINDING_UAV_BIT:
1155 ret = vmw_emit_set_uav(cbs);
1156 break;
1157 case VMW_BINDING_CS_UAV_BIT:
1158 ret = vmw_emit_set_cs_uav(cbs);
1159 break;
1160 default:
1161 BUG();
1162 }
1163 if (ret)
1164 return ret;
1165
1166 __clear_bit(hit, &cbs->dirty);
1167 hit++;
1168 }
1169
1170 return 0;
1171}
1172
1173
1174
1175
1176
1177
1178
1179
1180static int vmw_binding_scrub_sr(struct vmw_ctx_bindinfo *bi, bool rebind)
1181{
1182 struct vmw_ctx_bindinfo_view *biv =
1183 container_of(bi, struct vmw_ctx_bindinfo_view, bi);
1184 struct vmw_ctx_binding_state *cbs =
1185 vmw_context_binding_state(bi->ctx);
1186
1187 __set_bit(biv->slot, cbs->per_shader[biv->shader_slot].dirty_sr);
1188 __set_bit(VMW_BINDING_PS_SR_BIT,
1189 &cbs->per_shader[biv->shader_slot].dirty);
1190 __set_bit(VMW_BINDING_PS_BIT, &cbs->dirty);
1191
1192 return 0;
1193}
1194
1195
1196
1197
1198
1199
1200
1201
1202static int vmw_binding_scrub_dx_rt(struct vmw_ctx_bindinfo *bi, bool rebind)
1203{
1204 struct vmw_ctx_binding_state *cbs =
1205 vmw_context_binding_state(bi->ctx);
1206
1207 __set_bit(VMW_BINDING_RT_BIT, &cbs->dirty);
1208
1209 return 0;
1210}
1211
1212
1213
1214
1215
1216
1217
1218
1219static int vmw_binding_scrub_so_target(struct vmw_ctx_bindinfo *bi, bool rebind)
1220{
1221 struct vmw_ctx_binding_state *cbs =
1222 vmw_context_binding_state(bi->ctx);
1223
1224 __set_bit(VMW_BINDING_SO_T_BIT, &cbs->dirty);
1225
1226 return 0;
1227}
1228
1229
1230
1231
1232
1233
1234
1235
1236static int vmw_binding_scrub_vb(struct vmw_ctx_bindinfo *bi, bool rebind)
1237{
1238 struct vmw_ctx_bindinfo_vb *bivb =
1239 container_of(bi, struct vmw_ctx_bindinfo_vb, bi);
1240 struct vmw_ctx_binding_state *cbs =
1241 vmw_context_binding_state(bi->ctx);
1242
1243 __set_bit(bivb->slot, cbs->dirty_vb);
1244 __set_bit(VMW_BINDING_VB_BIT, &cbs->dirty);
1245
1246 return 0;
1247}
1248
1249
1250
1251
1252
1253
1254
1255static int vmw_binding_scrub_ib(struct vmw_ctx_bindinfo *bi, bool rebind)
1256{
1257 struct vmw_ctx_bindinfo_ib *binding =
1258 container_of(bi, typeof(*binding), bi);
1259 struct vmw_private *dev_priv = bi->ctx->dev_priv;
1260 struct {
1261 SVGA3dCmdHeader header;
1262 SVGA3dCmdDXSetIndexBuffer body;
1263 } *cmd;
1264
1265 cmd = VMW_CMD_CTX_RESERVE(dev_priv, sizeof(*cmd), bi->ctx->id);
1266 if (unlikely(cmd == NULL))
1267 return -ENOMEM;
1268
1269 cmd->header.id = SVGA_3D_CMD_DX_SET_INDEX_BUFFER;
1270 cmd->header.size = sizeof(cmd->body);
1271 if (rebind) {
1272 cmd->body.sid = bi->res->id;
1273 cmd->body.format = binding->format;
1274 cmd->body.offset = binding->offset;
1275 } else {
1276 cmd->body.sid = SVGA3D_INVALID_ID;
1277 cmd->body.format = 0;
1278 cmd->body.offset = 0;
1279 }
1280
1281 vmw_cmd_commit(dev_priv, sizeof(*cmd));
1282
1283 return 0;
1284}
1285
1286static int vmw_binding_scrub_uav(struct vmw_ctx_bindinfo *bi, bool rebind)
1287{
1288 struct vmw_ctx_binding_state *cbs = vmw_context_binding_state(bi->ctx);
1289
1290 __set_bit(VMW_BINDING_UAV_BIT, &cbs->dirty);
1291 return 0;
1292}
1293
1294static int vmw_binding_scrub_cs_uav(struct vmw_ctx_bindinfo *bi, bool rebind)
1295{
1296 struct vmw_ctx_binding_state *cbs = vmw_context_binding_state(bi->ctx);
1297
1298 __set_bit(VMW_BINDING_CS_UAV_BIT, &cbs->dirty);
1299 return 0;
1300}
1301
1302
1303
1304
1305
1306
1307static int vmw_binding_scrub_so(struct vmw_ctx_bindinfo *bi, bool rebind)
1308{
1309 struct vmw_ctx_bindinfo_so *binding =
1310 container_of(bi, typeof(*binding), bi);
1311 struct vmw_private *dev_priv = bi->ctx->dev_priv;
1312 struct {
1313 SVGA3dCmdHeader header;
1314 SVGA3dCmdDXSetStreamOutput body;
1315 } *cmd;
1316
1317 cmd = VMW_CMD_CTX_RESERVE(dev_priv, sizeof(*cmd), bi->ctx->id);
1318 if (!cmd)
1319 return -ENOMEM;
1320
1321 cmd->header.id = SVGA_3D_CMD_DX_SET_STREAMOUTPUT;
1322 cmd->header.size = sizeof(cmd->body);
1323 cmd->body.soid = rebind ? bi->res->id : SVGA3D_INVALID_ID;
1324 vmw_cmd_commit(dev_priv, sizeof(*cmd));
1325
1326 return 0;
1327}
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337struct vmw_ctx_binding_state *
1338vmw_binding_state_alloc(struct vmw_private *dev_priv)
1339{
1340 struct vmw_ctx_binding_state *cbs;
1341 struct ttm_operation_ctx ctx = {
1342 .interruptible = false,
1343 .no_wait_gpu = false
1344 };
1345 int ret;
1346
1347 ret = ttm_mem_global_alloc(vmw_mem_glob(dev_priv), sizeof(*cbs),
1348 &ctx);
1349 if (ret)
1350 return ERR_PTR(ret);
1351
1352 cbs = vzalloc(sizeof(*cbs));
1353 if (!cbs) {
1354 ttm_mem_global_free(vmw_mem_glob(dev_priv), sizeof(*cbs));
1355 return ERR_PTR(-ENOMEM);
1356 }
1357
1358 cbs->dev_priv = dev_priv;
1359 INIT_LIST_HEAD(&cbs->list);
1360
1361 return cbs;
1362}
1363
1364
1365
1366
1367
1368
1369
1370void vmw_binding_state_free(struct vmw_ctx_binding_state *cbs)
1371{
1372 struct vmw_private *dev_priv = cbs->dev_priv;
1373
1374 vfree(cbs);
1375 ttm_mem_global_free(vmw_mem_glob(dev_priv), sizeof(*cbs));
1376}
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387struct list_head *vmw_binding_state_list(struct vmw_ctx_binding_state *cbs)
1388{
1389 return &cbs->list;
1390}
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400void vmw_binding_state_reset(struct vmw_ctx_binding_state *cbs)
1401{
1402 struct vmw_ctx_bindinfo *entry, *next;
1403
1404 list_for_each_entry_safe(entry, next, &cbs->list, ctx_list)
1405 vmw_binding_drop(entry);
1406}
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420u32 vmw_binding_dirtying(enum vmw_ctx_binding_type binding_type)
1421{
1422 static u32 is_binding_dirtying[vmw_ctx_binding_max] = {
1423 [vmw_ctx_binding_rt] = VMW_RES_DIRTY_SET,
1424 [vmw_ctx_binding_dx_rt] = VMW_RES_DIRTY_SET,
1425 [vmw_ctx_binding_ds] = VMW_RES_DIRTY_SET,
1426 [vmw_ctx_binding_so_target] = VMW_RES_DIRTY_SET,
1427 [vmw_ctx_binding_uav] = VMW_RES_DIRTY_SET,
1428 [vmw_ctx_binding_cs_uav] = VMW_RES_DIRTY_SET,
1429 };
1430
1431
1432 BUILD_BUG_ON(vmw_ctx_binding_max != 14);
1433 return is_binding_dirtying[binding_type];
1434}
1435
1436
1437
1438
1439
1440static void vmw_binding_build_asserts(void)
1441{
1442 BUILD_BUG_ON(SVGA3D_NUM_SHADERTYPE_DX10 != 3);
1443 BUILD_BUG_ON(SVGA3D_MAX_SIMULTANEOUS_RENDER_TARGETS > SVGA3D_RT_MAX);
1444 BUILD_BUG_ON(sizeof(uint32) != sizeof(u32));
1445
1446
1447
1448
1449
1450 BUILD_BUG_ON(VMW_MAX_VIEW_BINDINGS < SVGA3D_RT_MAX);
1451 BUILD_BUG_ON(VMW_MAX_VIEW_BINDINGS < SVGA3D_DX_MAX_SRVIEWS);
1452 BUILD_BUG_ON(VMW_MAX_VIEW_BINDINGS < SVGA3D_DX_MAX_CONSTBUFFERS);
1453
1454
1455
1456
1457
1458 BUILD_BUG_ON(SVGA3D_DX_MAX_SOTARGETS*sizeof(SVGA3dSoTarget) >
1459 VMW_MAX_VIEW_BINDINGS*sizeof(u32));
1460 BUILD_BUG_ON(SVGA3D_DX_MAX_VERTEXBUFFERS*sizeof(SVGA3dVertexBuffer) >
1461 VMW_MAX_VIEW_BINDINGS*sizeof(u32));
1462}
1463