1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16#include <linux/types.h>
17#include <linux/kernel.h>
18#include <linux/mm.h>
19#include <linux/delay.h>
20#include <linux/init.h>
21
22#include <asm/traps.h>
23#include <asm/bootinfo.h>
24#include <asm/macintosh.h>
25#include <asm/macints.h>
26#include <asm/mac_psc.h>
27
28#define DEBUG_PSC
29
30int psc_present;
31volatile __u8 *psc;
32
33irqreturn_t psc_irq(int, void *);
34
35
36
37
38
39void psc_debug_dump(void)
40{
41 int i;
42
43 if (!psc_present) return;
44 for (i = 0x30 ; i < 0x70 ; i += 0x10) {
45 printk("PSC #%d: IFR = 0x%02X IER = 0x%02X\n",
46 i >> 4,
47 (int) psc_read_byte(pIFRbase + i),
48 (int) psc_read_byte(pIERbase + i));
49 }
50}
51
52
53
54
55
56
57
58void psc_dma_die_die_die(void)
59{
60 int i;
61
62 printk("Killing all PSC DMA channels...");
63 for (i = 0 ; i < 9 ; i++) {
64 psc_write_word(PSC_CTL_BASE + (i << 4), 0x8800);
65 psc_write_word(PSC_CTL_BASE + (i << 4), 0x1000);
66 psc_write_word(PSC_CMD_BASE + (i << 5), 0x1100);
67 psc_write_word(PSC_CMD_BASE + (i << 5) + 0x10, 0x1100);
68 }
69 printk("done!\n");
70}
71
72
73
74
75
76
77void __init psc_init(void)
78{
79 int i;
80
81 if (macintosh_config->ident != MAC_MODEL_C660
82 && macintosh_config->ident != MAC_MODEL_Q840)
83 {
84 psc = NULL;
85 psc_present = 0;
86 return;
87 }
88
89
90
91
92
93
94 psc = (void *) PSC_BASE;
95 psc_present = 1;
96
97 printk("PSC detected at %p\n", psc);
98
99 psc_dma_die_die_die();
100
101#ifdef DEBUG_PSC
102 psc_debug_dump();
103#endif
104
105
106
107
108 for (i = 0x30 ; i < 0x70 ; i += 0x10) {
109 psc_write_byte(pIERbase + i, 0x0F);
110 psc_write_byte(pIFRbase + i, 0x0F);
111 }
112}
113
114
115
116
117
118void __init psc_register_interrupts(void)
119{
120 request_irq(IRQ_AUTO_3, psc_irq, 0, "psc3", (void *) 0x30);
121 request_irq(IRQ_AUTO_4, psc_irq, 0, "psc4", (void *) 0x40);
122 request_irq(IRQ_AUTO_5, psc_irq, 0, "psc5", (void *) 0x50);
123 request_irq(IRQ_AUTO_6, psc_irq, 0, "psc6", (void *) 0x60);
124}
125
126
127
128
129
130irqreturn_t psc_irq(int irq, void *dev_id)
131{
132 int pIFR = pIFRbase + ((int) dev_id);
133 int pIER = pIERbase + ((int) dev_id);
134 int irq_num;
135 unsigned char irq_bit, events;
136
137#ifdef DEBUG_IRQS
138 printk("psc_irq: irq %d pIFR = 0x%02X pIER = 0x%02X\n",
139 irq, (int) psc_read_byte(pIFR), (int) psc_read_byte(pIER));
140#endif
141
142 events = psc_read_byte(pIFR) & psc_read_byte(pIER) & 0xF;
143 if (!events)
144 return IRQ_NONE;
145
146 irq_num = irq << 3;
147 irq_bit = 1;
148 do {
149 if (events & irq_bit) {
150 psc_write_byte(pIFR, irq_bit);
151 m68k_handle_int(irq_num);
152 }
153 irq_num++;
154 irq_bit <<= 1;
155 } while (events >= irq_bit);
156 return IRQ_HANDLED;
157}
158
159void psc_irq_enable(int irq) {
160 int irq_src = IRQ_SRC(irq);
161 int irq_idx = IRQ_IDX(irq);
162 int pIER = pIERbase + (irq_src << 4);
163
164#ifdef DEBUG_IRQUSE
165 printk("psc_irq_enable(%d)\n", irq);
166#endif
167 psc_write_byte(pIER, (1 << irq_idx) | 0x80);
168}
169
170void psc_irq_disable(int irq) {
171 int irq_src = IRQ_SRC(irq);
172 int irq_idx = IRQ_IDX(irq);
173 int pIER = pIERbase + (irq_src << 4);
174
175#ifdef DEBUG_IRQUSE
176 printk("psc_irq_disable(%d)\n", irq);
177#endif
178 psc_write_byte(pIER, 1 << irq_idx);
179}
180
181void psc_irq_clear(int irq) {
182 int irq_src = IRQ_SRC(irq);
183 int irq_idx = IRQ_IDX(irq);
184 int pIFR = pIERbase + (irq_src << 4);
185
186 psc_write_byte(pIFR, 1 << irq_idx);
187}
188
189int psc_irq_pending(int irq)
190{
191 int irq_src = IRQ_SRC(irq);
192 int irq_idx = IRQ_IDX(irq);
193 int pIFR = pIERbase + (irq_src << 4);
194
195 return psc_read_byte(pIFR) & (1 << irq_idx);
196}
197