1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#include <stdarg.h>
23#include <linux/types.h>
24#include <linux/errno.h>
25#include <linux/kernel.h>
26#include <linux/delay.h>
27#include <linux/sched.h>
28#include <linux/miscdevice.h>
29#include <linux/blkdev.h>
30#include <linux/pci.h>
31#include <linux/slab.h>
32#include <linux/poll.h>
33#include <linux/adb.h>
34#include <linux/pmu.h>
35#include <linux/cuda.h>
36#include <linux/smp_lock.h>
37#include <linux/module.h>
38#include <linux/spinlock.h>
39#include <linux/pm.h>
40#include <linux/proc_fs.h>
41#include <linux/init.h>
42#include <linux/interrupt.h>
43#include <linux/device.h>
44#include <linux/sysdev.h>
45#include <linux/freezer.h>
46#include <linux/syscalls.h>
47#include <linux/suspend.h>
48#include <linux/cpu.h>
49#include <asm/prom.h>
50#include <asm/machdep.h>
51#include <asm/io.h>
52#include <asm/pgtable.h>
53#include <asm/system.h>
54#include <asm/sections.h>
55#include <asm/irq.h>
56#include <asm/pmac_feature.h>
57#include <asm/pmac_pfunc.h>
58#include <asm/pmac_low_i2c.h>
59#include <asm/uaccess.h>
60#include <asm/mmu_context.h>
61#include <asm/cputable.h>
62#include <asm/time.h>
63#include <asm/backlight.h>
64
65#include "via-pmu-event.h"
66
67
68#undef SUSPEND_USES_PMU
69#define DEBUG_SLEEP
70#undef HACKED_PCI_SAVE
71
72
73#define PMU_MINOR 154
74
75
76#define BATTERY_POLLING_COUNT 2
77
78static volatile unsigned char __iomem *via;
79
80
81#define RS 0x200
82#define B 0
83#define A RS
84#define DIRB (2*RS)
85#define DIRA (3*RS)
86#define T1CL (4*RS)
87#define T1CH (5*RS)
88#define T1LL (6*RS)
89#define T1LH (7*RS)
90#define T2CL (8*RS)
91#define T2CH (9*RS)
92#define SR (10*RS)
93#define ACR (11*RS)
94#define PCR (12*RS)
95#define IFR (13*RS)
96#define IER (14*RS)
97#define ANH (15*RS)
98
99
100#define TACK 0x08
101#define TREQ 0x10
102
103
104#define SR_CTRL 0x1c
105#define SR_EXT 0x0c
106#define SR_OUT 0x10
107
108
109#define IER_SET 0x80
110#define IER_CLR 0
111#define SR_INT 0x04
112#define CB2_INT 0x08
113#define CB1_INT 0x10
114
115static volatile enum pmu_state {
116 idle,
117 sending,
118 intack,
119 reading,
120 reading_intr,
121 locked,
122} pmu_state;
123
124static volatile enum int_data_state {
125 int_data_empty,
126 int_data_fill,
127 int_data_ready,
128 int_data_flush
129} int_data_state[2] = { int_data_empty, int_data_empty };
130
131static struct adb_request *current_req;
132static struct adb_request *last_req;
133static struct adb_request *req_awaiting_reply;
134static unsigned char interrupt_data[2][32];
135static int interrupt_data_len[2];
136static int int_data_last;
137static unsigned char *reply_ptr;
138static int data_index;
139static int data_len;
140static volatile int adb_int_pending;
141static volatile int disable_poll;
142static struct device_node *vias;
143static int pmu_kind = PMU_UNKNOWN;
144static int pmu_fully_inited;
145static int pmu_has_adb;
146static struct device_node *gpio_node;
147static unsigned char __iomem *gpio_reg;
148static int gpio_irq = NO_IRQ;
149static int gpio_irq_enabled = -1;
150static volatile int pmu_suspended;
151static spinlock_t pmu_lock;
152static u8 pmu_intr_mask;
153static int pmu_version;
154static int drop_interrupts;
155#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
156static int option_lid_wakeup = 1;
157#endif
158#if (defined(CONFIG_PM_SLEEP)&&defined(CONFIG_PPC32))||defined(CONFIG_PMAC_BACKLIGHT_LEGACY)
159static int sleep_in_progress;
160#endif
161static unsigned long async_req_locks;
162static unsigned int pmu_irq_stats[11];
163
164static struct proc_dir_entry *proc_pmu_root;
165static struct proc_dir_entry *proc_pmu_info;
166static struct proc_dir_entry *proc_pmu_irqstats;
167static struct proc_dir_entry *proc_pmu_options;
168static int option_server_mode;
169
170int pmu_battery_count;
171int pmu_cur_battery;
172unsigned int pmu_power_flags = PMU_PWR_AC_PRESENT;
173struct pmu_battery_info pmu_batteries[PMU_MAX_BATTERIES];
174static int query_batt_timer = BATTERY_POLLING_COUNT;
175static struct adb_request batt_req;
176static struct proc_dir_entry *proc_pmu_batt[PMU_MAX_BATTERIES];
177
178int __fake_sleep;
179int asleep;
180BLOCKING_NOTIFIER_HEAD(sleep_notifier_list);
181
182#ifdef CONFIG_ADB
183static int adb_dev_map;
184static int pmu_adb_flags;
185
186static int pmu_probe(void);
187static int pmu_init(void);
188static int pmu_send_request(struct adb_request *req, int sync);
189static int pmu_adb_autopoll(int devs);
190static int pmu_adb_reset_bus(void);
191#endif
192
193static int init_pmu(void);
194static void pmu_start(void);
195static irqreturn_t via_pmu_interrupt(int irq, void *arg);
196static irqreturn_t gpio1_interrupt(int irq, void *arg);
197static int proc_get_info(char *page, char **start, off_t off,
198 int count, int *eof, void *data);
199static int proc_get_irqstats(char *page, char **start, off_t off,
200 int count, int *eof, void *data);
201static void pmu_pass_intr(unsigned char *data, int len);
202static int proc_get_batt(char *page, char **start, off_t off,
203 int count, int *eof, void *data);
204static int proc_read_options(char *page, char **start, off_t off,
205 int count, int *eof, void *data);
206static int proc_write_options(struct file *file, const char __user *buffer,
207 unsigned long count, void *data);
208
209#ifdef CONFIG_ADB
210struct adb_driver via_pmu_driver = {
211 "PMU",
212 pmu_probe,
213 pmu_init,
214 pmu_send_request,
215 pmu_adb_autopoll,
216 pmu_poll_adb,
217 pmu_adb_reset_bus
218};
219#endif
220
221extern void low_sleep_handler(void);
222extern void enable_kernel_altivec(void);
223extern void enable_kernel_fp(void);
224
225#ifdef DEBUG_SLEEP
226int pmu_polled_request(struct adb_request *req);
227int pmu_wink(struct adb_request *req);
228#endif
229
230
231
232
233
234
235
236
237static const s8 pmu_data_len[256][2] = {
238
239 {-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
240 {-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
241 { 1, 0},{ 1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
242 { 0, 1},{ 0, 1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{ 0, 0},
243 {-1, 0},{ 0, 0},{ 2, 0},{ 1, 0},{ 1, 0},{-1, 0},{-1, 0},{-1, 0},
244 { 0,-1},{ 0,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{ 0,-1},
245 { 4, 0},{20, 0},{-1, 0},{ 3, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
246 { 0, 4},{ 0,20},{ 2,-1},{ 2, 1},{ 3,-1},{-1,-1},{-1,-1},{ 4, 0},
247 { 1, 0},{ 1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
248 { 0, 1},{ 0, 1},{-1,-1},{ 1, 0},{ 1, 0},{-1,-1},{-1,-1},{-1,-1},
249 { 1, 0},{ 0, 0},{ 2, 0},{ 2, 0},{-1, 0},{ 1, 0},{ 3, 0},{ 1, 0},
250 { 0, 1},{ 1, 0},{ 0, 2},{ 0, 2},{ 0,-1},{-1,-1},{-1,-1},{-1,-1},
251 { 2, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
252 { 0, 3},{ 0, 3},{ 0, 2},{ 0, 8},{ 0,-1},{ 0,-1},{-1,-1},{-1,-1},
253 { 1, 0},{ 1, 0},{ 1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
254 { 0,-1},{ 0,-1},{-1,-1},{-1,-1},{-1,-1},{ 5, 1},{ 4, 1},{ 4, 1},
255 { 4, 0},{-1, 0},{ 0, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
256 { 0, 5},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
257 { 1, 0},{ 2, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
258 { 0, 1},{ 0, 1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
259 { 2, 0},{ 2, 0},{ 2, 0},{ 4, 0},{-1, 0},{ 0, 0},{-1, 0},{-1, 0},
260 { 1, 1},{ 1, 0},{ 3, 0},{ 2, 0},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
261 {-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
262 {-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
263 {-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
264 {-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
265 { 0, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
266 { 1, 1},{ 1, 1},{-1,-1},{-1,-1},{ 0, 1},{ 0,-1},{-1,-1},{-1,-1},
267 {-1, 0},{ 4, 0},{ 0, 1},{-1, 0},{-1, 0},{ 4, 0},{-1, 0},{-1, 0},
268 { 3,-1},{-1,-1},{ 0, 1},{-1,-1},{ 0,-1},{-1,-1},{-1,-1},{ 0, 0},
269 {-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},{-1, 0},
270 {-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},{-1,-1},
271};
272
273static char *pbook_type[] = {
274 "Unknown PowerBook",
275 "PowerBook 2400/3400/3500(G3)",
276 "PowerBook G3 Series",
277 "1999 PowerBook G3",
278 "Core99"
279};
280
281int __init find_via_pmu(void)
282{
283 u64 taddr;
284 const u32 *reg;
285
286 if (via != 0)
287 return 1;
288 vias = of_find_node_by_name(NULL, "via-pmu");
289 if (vias == NULL)
290 return 0;
291
292 reg = of_get_property(vias, "reg", NULL);
293 if (reg == NULL) {
294 printk(KERN_ERR "via-pmu: No \"reg\" property !\n");
295 goto fail;
296 }
297 taddr = of_translate_address(vias, reg);
298 if (taddr == OF_BAD_ADDR) {
299 printk(KERN_ERR "via-pmu: Can't translate address !\n");
300 goto fail;
301 }
302
303 spin_lock_init(&pmu_lock);
304
305 pmu_has_adb = 1;
306
307 pmu_intr_mask = PMU_INT_PCEJECT |
308 PMU_INT_SNDBRT |
309 PMU_INT_ADB |
310 PMU_INT_TICK;
311
312 if (vias->parent->name && ((strcmp(vias->parent->name, "ohare") == 0)
313 || of_device_is_compatible(vias->parent, "ohare")))
314 pmu_kind = PMU_OHARE_BASED;
315 else if (of_device_is_compatible(vias->parent, "paddington"))
316 pmu_kind = PMU_PADDINGTON_BASED;
317 else if (of_device_is_compatible(vias->parent, "heathrow"))
318 pmu_kind = PMU_HEATHROW_BASED;
319 else if (of_device_is_compatible(vias->parent, "Keylargo")
320 || of_device_is_compatible(vias->parent, "K2-Keylargo")) {
321 struct device_node *gpiop;
322 struct device_node *adbp;
323 u64 gaddr = OF_BAD_ADDR;
324
325 pmu_kind = PMU_KEYLARGO_BASED;
326 adbp = of_find_node_by_type(NULL, "adb");
327 pmu_has_adb = (adbp != NULL);
328 of_node_put(adbp);
329 pmu_intr_mask = PMU_INT_PCEJECT |
330 PMU_INT_SNDBRT |
331 PMU_INT_ADB |
332 PMU_INT_TICK |
333 PMU_INT_ENVIRONMENT;
334
335 gpiop = of_find_node_by_name(NULL, "gpio");
336 if (gpiop) {
337 reg = of_get_property(gpiop, "reg", NULL);
338 if (reg)
339 gaddr = of_translate_address(gpiop, reg);
340 if (gaddr != OF_BAD_ADDR)
341 gpio_reg = ioremap(gaddr, 0x10);
342 }
343 if (gpio_reg == NULL) {
344 printk(KERN_ERR "via-pmu: Can't find GPIO reg !\n");
345 goto fail_gpio;
346 }
347 } else
348 pmu_kind = PMU_UNKNOWN;
349
350 via = ioremap(taddr, 0x2000);
351 if (via == NULL) {
352 printk(KERN_ERR "via-pmu: Can't map address !\n");
353 goto fail;
354 }
355
356 out_8(&via[IER], IER_CLR | 0x7f);
357 out_8(&via[IFR], 0x7f);
358
359 pmu_state = idle;
360
361 if (!init_pmu()) {
362 via = NULL;
363 return 0;
364 }
365
366 printk(KERN_INFO "PMU driver v%d initialized for %s, firmware: %02x\n",
367 PMU_DRIVER_VERSION, pbook_type[pmu_kind], pmu_version);
368
369 sys_ctrler = SYS_CTRLER_PMU;
370
371 return 1;
372 fail:
373 of_node_put(vias);
374 iounmap(gpio_reg);
375 gpio_reg = NULL;
376 fail_gpio:
377 vias = NULL;
378 return 0;
379}
380
381#ifdef CONFIG_ADB
382static int pmu_probe(void)
383{
384 return vias == NULL? -ENODEV: 0;
385}
386
387static int __init pmu_init(void)
388{
389 if (vias == NULL)
390 return -ENODEV;
391 return 0;
392}
393#endif
394
395
396
397
398
399
400
401
402static int __init via_pmu_start(void)
403{
404 unsigned int irq;
405
406 if (vias == NULL)
407 return -ENODEV;
408
409 batt_req.complete = 1;
410
411 irq = irq_of_parse_and_map(vias, 0);
412 if (irq == NO_IRQ) {
413 printk(KERN_ERR "via-pmu: can't map interrupt\n");
414 return -ENODEV;
415 }
416 if (request_irq(irq, via_pmu_interrupt, 0, "VIA-PMU", (void *)0)) {
417 printk(KERN_ERR "via-pmu: can't request irq %d\n", irq);
418 return -ENODEV;
419 }
420
421 if (pmu_kind == PMU_KEYLARGO_BASED) {
422 gpio_node = of_find_node_by_name(NULL, "extint-gpio1");
423 if (gpio_node == NULL)
424 gpio_node = of_find_node_by_name(NULL,
425 "pmu-interrupt");
426 if (gpio_node)
427 gpio_irq = irq_of_parse_and_map(gpio_node, 0);
428
429 if (gpio_irq != NO_IRQ) {
430 if (request_irq(gpio_irq, gpio1_interrupt, 0,
431 "GPIO1 ADB", (void *)0))
432 printk(KERN_ERR "pmu: can't get irq %d"
433 " (GPIO1)\n", gpio_irq);
434 else
435 gpio_irq_enabled = 1;
436 }
437 }
438
439
440 out_8(&via[IER], IER_SET | SR_INT | CB1_INT);
441
442 pmu_fully_inited = 1;
443
444
445
446
447
448
449
450
451
452 do {
453 pmu_poll();
454 } while (pmu_state != idle);
455
456 return 0;
457}
458
459arch_initcall(via_pmu_start);
460
461
462
463
464static int __init via_pmu_dev_init(void)
465{
466 if (vias == NULL)
467 return -ENODEV;
468
469#ifdef CONFIG_PMAC_BACKLIGHT
470
471 pmu_backlight_init();
472#endif
473
474#ifdef CONFIG_PPC32
475 if (machine_is_compatible("AAPL,3400/2400") ||
476 machine_is_compatible("AAPL,3500")) {
477 int mb = pmac_call_feature(PMAC_FTR_GET_MB_INFO,
478 NULL, PMAC_MB_INFO_MODEL, 0);
479 pmu_battery_count = 1;
480 if (mb == PMAC_TYPE_COMET)
481 pmu_batteries[0].flags |= PMU_BATT_TYPE_COMET;
482 else
483 pmu_batteries[0].flags |= PMU_BATT_TYPE_HOOPER;
484 } else if (machine_is_compatible("AAPL,PowerBook1998") ||
485 machine_is_compatible("PowerBook1,1")) {
486 pmu_battery_count = 2;
487 pmu_batteries[0].flags |= PMU_BATT_TYPE_SMART;
488 pmu_batteries[1].flags |= PMU_BATT_TYPE_SMART;
489 } else {
490 struct device_node* prim =
491 of_find_node_by_name(NULL, "power-mgt");
492 const u32 *prim_info = NULL;
493 if (prim)
494 prim_info = of_get_property(prim, "prim-info", NULL);
495 if (prim_info) {
496
497 pmu_battery_count = (prim_info[6] >> 16) & 0xff;
498 pmu_batteries[0].flags |= PMU_BATT_TYPE_SMART;
499 if (pmu_battery_count > 1)
500 pmu_batteries[1].flags |= PMU_BATT_TYPE_SMART;
501 }
502 of_node_put(prim);
503 }
504#endif
505
506
507 proc_pmu_root = proc_mkdir("pmu", NULL);
508 if (proc_pmu_root) {
509 long i;
510
511 for (i=0; i<pmu_battery_count; i++) {
512 char title[16];
513 sprintf(title, "battery_%ld", i);
514 proc_pmu_batt[i] = create_proc_read_entry(title, 0, proc_pmu_root,
515 proc_get_batt, (void *)i);
516 }
517
518 proc_pmu_info = create_proc_read_entry("info", 0, proc_pmu_root,
519 proc_get_info, NULL);
520 proc_pmu_irqstats = create_proc_read_entry("interrupts", 0, proc_pmu_root,
521 proc_get_irqstats, NULL);
522 proc_pmu_options = create_proc_entry("options", 0600, proc_pmu_root);
523 if (proc_pmu_options) {
524 proc_pmu_options->read_proc = proc_read_options;
525 proc_pmu_options->write_proc = proc_write_options;
526 }
527 }
528 return 0;
529}
530
531device_initcall(via_pmu_dev_init);
532
533static int
534init_pmu(void)
535{
536 int timeout;
537 struct adb_request req;
538
539 out_8(&via[B], via[B] | TREQ);
540 out_8(&via[DIRB], (via[DIRB] | TREQ) & ~TACK);
541
542 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, pmu_intr_mask);
543 timeout = 100000;
544 while (!req.complete) {
545 if (--timeout < 0) {
546 printk(KERN_ERR "init_pmu: no response from PMU\n");
547 return 0;
548 }
549 udelay(10);
550 pmu_poll();
551 }
552
553
554 timeout = 100000;
555 interrupt_data[0][0] = 1;
556 while (interrupt_data[0][0] || pmu_state != idle) {
557 if (--timeout < 0) {
558 printk(KERN_ERR "init_pmu: timed out acking intrs\n");
559 return 0;
560 }
561 if (pmu_state == idle)
562 adb_int_pending = 1;
563 via_pmu_interrupt(0, NULL);
564 udelay(10);
565 }
566
567
568 if (pmu_kind == PMU_KEYLARGO_BASED) {
569 pmu_request(&req, NULL, 2, PMU_SYSTEM_READY, 2);
570 while (!req.complete)
571 pmu_poll();
572 }
573
574
575 pmu_request(&req, NULL, 1, PMU_GET_VERSION);
576 pmu_wait_complete(&req);
577 if (req.reply_len > 0)
578 pmu_version = req.reply[0];
579
580
581 if (pmu_kind == PMU_KEYLARGO_BASED) {
582 pmu_request(&req, NULL, 2, PMU_POWER_EVENTS,
583 PMU_PWR_GET_POWERUP_EVENTS);
584 pmu_wait_complete(&req);
585 if (req.reply_len == 2) {
586 if (req.reply[1] & PMU_PWR_WAKEUP_AC_INSERT)
587 option_server_mode = 1;
588 printk(KERN_INFO "via-pmu: Server Mode is %s\n",
589 option_server_mode ? "enabled" : "disabled");
590 }
591 }
592 return 1;
593}
594
595int
596pmu_get_model(void)
597{
598 return pmu_kind;
599}
600
601static void pmu_set_server_mode(int server_mode)
602{
603 struct adb_request req;
604
605 if (pmu_kind != PMU_KEYLARGO_BASED)
606 return;
607
608 option_server_mode = server_mode;
609 pmu_request(&req, NULL, 2, PMU_POWER_EVENTS, PMU_PWR_GET_POWERUP_EVENTS);
610 pmu_wait_complete(&req);
611 if (req.reply_len < 2)
612 return;
613 if (server_mode)
614 pmu_request(&req, NULL, 4, PMU_POWER_EVENTS,
615 PMU_PWR_SET_POWERUP_EVENTS,
616 req.reply[0], PMU_PWR_WAKEUP_AC_INSERT);
617 else
618 pmu_request(&req, NULL, 4, PMU_POWER_EVENTS,
619 PMU_PWR_CLR_POWERUP_EVENTS,
620 req.reply[0], PMU_PWR_WAKEUP_AC_INSERT);
621 pmu_wait_complete(&req);
622}
623
624
625
626
627static void
628done_battery_state_ohare(struct adb_request* req)
629{
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648 unsigned int bat_flags = PMU_BATT_TYPE_HOOPER;
649 long pcharge, charge, vb, vmax, lmax;
650 long vmax_charging, vmax_charged;
651 long amperage, voltage, time, max;
652 int mb = pmac_call_feature(PMAC_FTR_GET_MB_INFO,
653 NULL, PMAC_MB_INFO_MODEL, 0);
654
655 if (req->reply[0] & 0x01)
656 pmu_power_flags |= PMU_PWR_AC_PRESENT;
657 else
658 pmu_power_flags &= ~PMU_PWR_AC_PRESENT;
659
660 if (mb == PMAC_TYPE_COMET) {
661 vmax_charged = 189;
662 vmax_charging = 213;
663 lmax = 6500;
664 } else {
665 vmax_charged = 330;
666 vmax_charging = 330;
667 lmax = 6500;
668 }
669 vmax = vmax_charged;
670
671
672 if (req->reply[0] & 0x04) {
673 bat_flags |= PMU_BATT_PRESENT;
674 if (req->reply[0] & 0x02)
675 bat_flags |= PMU_BATT_CHARGING;
676 vb = (req->reply[1] << 8) | req->reply[2];
677 voltage = (vb * 265 + 72665) / 10;
678 amperage = req->reply[5];
679 if ((req->reply[0] & 0x01) == 0) {
680 if (amperage > 200)
681 vb += ((amperage - 200) * 15)/100;
682 } else if (req->reply[0] & 0x02) {
683 vb = (vb * 97) / 100;
684 vmax = vmax_charging;
685 }
686 charge = (100 * vb) / vmax;
687 if (req->reply[0] & 0x40) {
688 pcharge = (req->reply[6] << 8) + req->reply[7];
689 if (pcharge > lmax)
690 pcharge = lmax;
691 pcharge *= 100;
692 pcharge = 100 - pcharge / lmax;
693 if (pcharge < charge)
694 charge = pcharge;
695 }
696 if (amperage > 0)
697 time = (charge * 16440) / amperage;
698 else
699 time = 0;
700 max = 100;
701 amperage = -amperage;
702 } else
703 charge = max = amperage = voltage = time = 0;
704
705 pmu_batteries[pmu_cur_battery].flags = bat_flags;
706 pmu_batteries[pmu_cur_battery].charge = charge;
707 pmu_batteries[pmu_cur_battery].max_charge = max;
708 pmu_batteries[pmu_cur_battery].amperage = amperage;
709 pmu_batteries[pmu_cur_battery].voltage = voltage;
710 pmu_batteries[pmu_cur_battery].time_remaining = time;
711
712 clear_bit(0, &async_req_locks);
713}
714
715static void
716done_battery_state_smart(struct adb_request* req)
717{
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737 unsigned int bat_flags = PMU_BATT_TYPE_SMART;
738 int amperage;
739 unsigned int capa, max, voltage;
740
741 if (req->reply[1] & 0x01)
742 pmu_power_flags |= PMU_PWR_AC_PRESENT;
743 else
744 pmu_power_flags &= ~PMU_PWR_AC_PRESENT;
745
746
747 capa = max = amperage = voltage = 0;
748
749 if (req->reply[1] & 0x04) {
750 bat_flags |= PMU_BATT_PRESENT;
751 switch(req->reply[0]) {
752 case 3:
753 case 4: capa = req->reply[2];
754 max = req->reply[3];
755 amperage = *((signed char *)&req->reply[4]);
756 voltage = req->reply[5];
757 break;
758 case 5: capa = (req->reply[2] << 8) | req->reply[3];
759 max = (req->reply[4] << 8) | req->reply[5];
760 amperage = *((signed short *)&req->reply[6]);
761 voltage = (req->reply[8] << 8) | req->reply[9];
762 break;
763 default:
764 printk(KERN_WARNING "pmu.c : unrecognized battery info, len: %d, %02x %02x %02x %02x\n",
765 req->reply_len, req->reply[0], req->reply[1], req->reply[2], req->reply[3]);
766 break;
767 }
768 }
769
770 if ((req->reply[1] & 0x01) && (amperage > 0))
771 bat_flags |= PMU_BATT_CHARGING;
772
773 pmu_batteries[pmu_cur_battery].flags = bat_flags;
774 pmu_batteries[pmu_cur_battery].charge = capa;
775 pmu_batteries[pmu_cur_battery].max_charge = max;
776 pmu_batteries[pmu_cur_battery].amperage = amperage;
777 pmu_batteries[pmu_cur_battery].voltage = voltage;
778 if (amperage) {
779 if ((req->reply[1] & 0x01) && (amperage > 0))
780 pmu_batteries[pmu_cur_battery].time_remaining
781 = ((max-capa) * 3600) / amperage;
782 else
783 pmu_batteries[pmu_cur_battery].time_remaining
784 = (capa * 3600) / (-amperage);
785 } else
786 pmu_batteries[pmu_cur_battery].time_remaining = 0;
787
788 pmu_cur_battery = (pmu_cur_battery + 1) % pmu_battery_count;
789
790 clear_bit(0, &async_req_locks);
791}
792
793static void
794query_battery_state(void)
795{
796 if (test_and_set_bit(0, &async_req_locks))
797 return;
798 if (pmu_kind == PMU_OHARE_BASED)
799 pmu_request(&batt_req, done_battery_state_ohare,
800 1, PMU_BATTERY_STATE);
801 else
802 pmu_request(&batt_req, done_battery_state_smart,
803 2, PMU_SMART_BATTERY_STATE, pmu_cur_battery+1);
804}
805
806static int
807proc_get_info(char *page, char **start, off_t off,
808 int count, int *eof, void *data)
809{
810 char* p = page;
811
812 p += sprintf(p, "PMU driver version : %d\n", PMU_DRIVER_VERSION);
813 p += sprintf(p, "PMU firmware version : %02x\n", pmu_version);
814 p += sprintf(p, "AC Power : %d\n",
815 ((pmu_power_flags & PMU_PWR_AC_PRESENT) != 0) || pmu_battery_count == 0);
816 p += sprintf(p, "Battery count : %d\n", pmu_battery_count);
817
818 return p - page;
819}
820
821static int
822proc_get_irqstats(char *page, char **start, off_t off,
823 int count, int *eof, void *data)
824{
825 int i;
826 char* p = page;
827 static const char *irq_names[] = {
828 "Total CB1 triggered events",
829 "Total GPIO1 triggered events",
830 "PC-Card eject button",
831 "Sound/Brightness button",
832 "ADB message",
833 "Battery state change",
834 "Environment interrupt",
835 "Tick timer",
836 "Ghost interrupt (zero len)",
837 "Empty interrupt (empty mask)",
838 "Max irqs in a row"
839 };
840
841 for (i=0; i<11; i++) {
842 p += sprintf(p, " %2u: %10u (%s)\n",
843 i, pmu_irq_stats[i], irq_names[i]);
844 }
845 return p - page;
846}
847
848static int
849proc_get_batt(char *page, char **start, off_t off,
850 int count, int *eof, void *data)
851{
852 long batnum = (long)data;
853 char *p = page;
854
855 p += sprintf(p, "\n");
856 p += sprintf(p, "flags : %08x\n",
857 pmu_batteries[batnum].flags);
858 p += sprintf(p, "charge : %d\n",
859 pmu_batteries[batnum].charge);
860 p += sprintf(p, "max_charge : %d\n",
861 pmu_batteries[batnum].max_charge);
862 p += sprintf(p, "current : %d\n",
863 pmu_batteries[batnum].amperage);
864 p += sprintf(p, "voltage : %d\n",
865 pmu_batteries[batnum].voltage);
866 p += sprintf(p, "time rem. : %d\n",
867 pmu_batteries[batnum].time_remaining);
868
869 return p - page;
870}
871
872static int
873proc_read_options(char *page, char **start, off_t off,
874 int count, int *eof, void *data)
875{
876 char *p = page;
877
878#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
879 if (pmu_kind == PMU_KEYLARGO_BASED &&
880 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,-1) >= 0)
881 p += sprintf(p, "lid_wakeup=%d\n", option_lid_wakeup);
882#endif
883 if (pmu_kind == PMU_KEYLARGO_BASED)
884 p += sprintf(p, "server_mode=%d\n", option_server_mode);
885
886 return p - page;
887}
888
889static int
890proc_write_options(struct file *file, const char __user *buffer,
891 unsigned long count, void *data)
892{
893 char tmp[33];
894 char *label, *val;
895 unsigned long fcount = count;
896
897 if (!count)
898 return -EINVAL;
899 if (count > 32)
900 count = 32;
901 if (copy_from_user(tmp, buffer, count))
902 return -EFAULT;
903 tmp[count] = 0;
904
905 label = tmp;
906 while(*label == ' ')
907 label++;
908 val = label;
909 while(*val && (*val != '=')) {
910 if (*val == ' ')
911 *val = 0;
912 val++;
913 }
914 if ((*val) == 0)
915 return -EINVAL;
916 *(val++) = 0;
917 while(*val == ' ')
918 val++;
919#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
920 if (pmu_kind == PMU_KEYLARGO_BASED &&
921 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,-1) >= 0)
922 if (!strcmp(label, "lid_wakeup"))
923 option_lid_wakeup = ((*val) == '1');
924#endif
925 if (pmu_kind == PMU_KEYLARGO_BASED && !strcmp(label, "server_mode")) {
926 int new_value;
927 new_value = ((*val) == '1');
928 if (new_value != option_server_mode)
929 pmu_set_server_mode(new_value);
930 }
931 return fcount;
932}
933
934#ifdef CONFIG_ADB
935
936static int
937pmu_send_request(struct adb_request *req, int sync)
938{
939 int i, ret;
940
941 if ((vias == NULL) || (!pmu_fully_inited)) {
942 req->complete = 1;
943 return -ENXIO;
944 }
945
946 ret = -EINVAL;
947
948 switch (req->data[0]) {
949 case PMU_PACKET:
950 for (i = 0; i < req->nbytes - 1; ++i)
951 req->data[i] = req->data[i+1];
952 --req->nbytes;
953 if (pmu_data_len[req->data[0]][1] != 0) {
954 req->reply[0] = ADB_RET_OK;
955 req->reply_len = 1;
956 } else
957 req->reply_len = 0;
958 ret = pmu_queue_request(req);
959 break;
960 case CUDA_PACKET:
961 switch (req->data[1]) {
962 case CUDA_GET_TIME:
963 if (req->nbytes != 2)
964 break;
965 req->data[0] = PMU_READ_RTC;
966 req->nbytes = 1;
967 req->reply_len = 3;
968 req->reply[0] = CUDA_PACKET;
969 req->reply[1] = 0;
970 req->reply[2] = CUDA_GET_TIME;
971 ret = pmu_queue_request(req);
972 break;
973 case CUDA_SET_TIME:
974 if (req->nbytes != 6)
975 break;
976 req->data[0] = PMU_SET_RTC;
977 req->nbytes = 5;
978 for (i = 1; i <= 4; ++i)
979 req->data[i] = req->data[i+1];
980 req->reply_len = 3;
981 req->reply[0] = CUDA_PACKET;
982 req->reply[1] = 0;
983 req->reply[2] = CUDA_SET_TIME;
984 ret = pmu_queue_request(req);
985 break;
986 }
987 break;
988 case ADB_PACKET:
989 if (!pmu_has_adb)
990 return -ENXIO;
991 for (i = req->nbytes - 1; i > 1; --i)
992 req->data[i+2] = req->data[i];
993 req->data[3] = req->nbytes - 2;
994 req->data[2] = pmu_adb_flags;
995
996 req->data[0] = PMU_ADB_CMD;
997 req->nbytes += 2;
998 req->reply_expected = 1;
999 req->reply_len = 0;
1000 ret = pmu_queue_request(req);
1001 break;
1002 }
1003 if (ret) {
1004 req->complete = 1;
1005 return ret;
1006 }
1007
1008 if (sync)
1009 while (!req->complete)
1010 pmu_poll();
1011
1012 return 0;
1013}
1014
1015
1016static int
1017pmu_adb_autopoll(int devs)
1018{
1019 struct adb_request req;
1020
1021 if ((vias == NULL) || (!pmu_fully_inited) || !pmu_has_adb)
1022 return -ENXIO;
1023
1024 if (devs) {
1025 adb_dev_map = devs;
1026 pmu_request(&req, NULL, 5, PMU_ADB_CMD, 0, 0x86,
1027 adb_dev_map >> 8, adb_dev_map);
1028 pmu_adb_flags = 2;
1029 } else {
1030 pmu_request(&req, NULL, 1, PMU_ADB_POLL_OFF);
1031 pmu_adb_flags = 0;
1032 }
1033 while (!req.complete)
1034 pmu_poll();
1035 return 0;
1036}
1037
1038
1039static int
1040pmu_adb_reset_bus(void)
1041{
1042 struct adb_request req;
1043 int save_autopoll = adb_dev_map;
1044
1045 if ((vias == NULL) || (!pmu_fully_inited) || !pmu_has_adb)
1046 return -ENXIO;
1047
1048
1049 pmu_adb_autopoll(0);
1050
1051 req.nbytes = 5;
1052 req.done = NULL;
1053 req.data[0] = PMU_ADB_CMD;
1054 req.data[1] = 0;
1055 req.data[2] = ADB_BUSRESET;
1056 req.data[3] = 0;
1057 req.data[4] = 0;
1058 req.reply_len = 0;
1059 req.reply_expected = 1;
1060 if (pmu_queue_request(&req) != 0) {
1061 printk(KERN_ERR "pmu_adb_reset_bus: pmu_queue_request failed\n");
1062 return -EIO;
1063 }
1064 pmu_wait_complete(&req);
1065
1066 if (save_autopoll != 0)
1067 pmu_adb_autopoll(save_autopoll);
1068
1069 return 0;
1070}
1071#endif
1072
1073
1074int
1075pmu_request(struct adb_request *req, void (*done)(struct adb_request *),
1076 int nbytes, ...)
1077{
1078 va_list list;
1079 int i;
1080
1081 if (vias == NULL)
1082 return -ENXIO;
1083
1084 if (nbytes < 0 || nbytes > 32) {
1085 printk(KERN_ERR "pmu_request: bad nbytes (%d)\n", nbytes);
1086 req->complete = 1;
1087 return -EINVAL;
1088 }
1089 req->nbytes = nbytes;
1090 req->done = done;
1091 va_start(list, nbytes);
1092 for (i = 0; i < nbytes; ++i)
1093 req->data[i] = va_arg(list, int);
1094 va_end(list);
1095 req->reply_len = 0;
1096 req->reply_expected = 0;
1097 return pmu_queue_request(req);
1098}
1099
1100int
1101pmu_queue_request(struct adb_request *req)
1102{
1103 unsigned long flags;
1104 int nsend;
1105
1106 if (via == NULL) {
1107 req->complete = 1;
1108 return -ENXIO;
1109 }
1110 if (req->nbytes <= 0) {
1111 req->complete = 1;
1112 return 0;
1113 }
1114 nsend = pmu_data_len[req->data[0]][0];
1115 if (nsend >= 0 && req->nbytes != nsend + 1) {
1116 req->complete = 1;
1117 return -EINVAL;
1118 }
1119
1120 req->next = NULL;
1121 req->sent = 0;
1122 req->complete = 0;
1123
1124 spin_lock_irqsave(&pmu_lock, flags);
1125 if (current_req != 0) {
1126 last_req->next = req;
1127 last_req = req;
1128 } else {
1129 current_req = req;
1130 last_req = req;
1131 if (pmu_state == idle)
1132 pmu_start();
1133 }
1134 spin_unlock_irqrestore(&pmu_lock, flags);
1135
1136 return 0;
1137}
1138
1139static inline void
1140wait_for_ack(void)
1141{
1142
1143
1144
1145 int timeout = 4000;
1146 while ((in_8(&via[B]) & TACK) == 0) {
1147 if (--timeout < 0) {
1148 printk(KERN_ERR "PMU not responding (!ack)\n");
1149 return;
1150 }
1151 udelay(10);
1152 }
1153}
1154
1155
1156
1157static inline void
1158send_byte(int x)
1159{
1160 volatile unsigned char __iomem *v = via;
1161
1162 out_8(&v[ACR], in_8(&v[ACR]) | SR_OUT | SR_EXT);
1163 out_8(&v[SR], x);
1164 out_8(&v[B], in_8(&v[B]) & ~TREQ);
1165 (void)in_8(&v[B]);
1166}
1167
1168static inline void
1169recv_byte(void)
1170{
1171 volatile unsigned char __iomem *v = via;
1172
1173 out_8(&v[ACR], (in_8(&v[ACR]) & ~SR_OUT) | SR_EXT);
1174 in_8(&v[SR]);
1175 out_8(&v[B], in_8(&v[B]) & ~TREQ);
1176 (void)in_8(&v[B]);
1177}
1178
1179static inline void
1180pmu_done(struct adb_request *req)
1181{
1182 void (*done)(struct adb_request *) = req->done;
1183 mb();
1184 req->complete = 1;
1185
1186
1187
1188 if (done)
1189 (*done)(req);
1190}
1191
1192static void
1193pmu_start(void)
1194{
1195 struct adb_request *req;
1196
1197
1198
1199 req = current_req;
1200 if (req == 0 || pmu_state != idle
1201 || (req_awaiting_reply))
1202 return;
1203
1204 pmu_state = sending;
1205 data_index = 1;
1206 data_len = pmu_data_len[req->data[0]][0];
1207
1208
1209
1210
1211 wait_for_ack();
1212
1213 send_byte(req->data[0]);
1214}
1215
1216void
1217pmu_poll(void)
1218{
1219 if (!via)
1220 return;
1221 if (disable_poll)
1222 return;
1223 via_pmu_interrupt(0, NULL);
1224}
1225
1226void
1227pmu_poll_adb(void)
1228{
1229 if (!via)
1230 return;
1231 if (disable_poll)
1232 return;
1233
1234 adb_int_pending = 1;
1235 do {
1236 via_pmu_interrupt(0, NULL);
1237 } while (pmu_suspended && (adb_int_pending || pmu_state != idle
1238 || req_awaiting_reply));
1239}
1240
1241void
1242pmu_wait_complete(struct adb_request *req)
1243{
1244 if (!via)
1245 return;
1246 while((pmu_state != idle && pmu_state != locked) || !req->complete)
1247 via_pmu_interrupt(0, NULL);
1248}
1249
1250
1251
1252
1253
1254
1255void
1256pmu_suspend(void)
1257{
1258 unsigned long flags;
1259#ifdef SUSPEND_USES_PMU
1260 struct adb_request *req;
1261#endif
1262 if (!via)
1263 return;
1264
1265 spin_lock_irqsave(&pmu_lock, flags);
1266 pmu_suspended++;
1267 if (pmu_suspended > 1) {
1268 spin_unlock_irqrestore(&pmu_lock, flags);
1269 return;
1270 }
1271
1272 do {
1273 spin_unlock_irqrestore(&pmu_lock, flags);
1274 if (req_awaiting_reply)
1275 adb_int_pending = 1;
1276 via_pmu_interrupt(0, NULL);
1277 spin_lock_irqsave(&pmu_lock, flags);
1278 if (!adb_int_pending && pmu_state == idle && !req_awaiting_reply) {
1279#ifdef SUSPEND_USES_PMU
1280 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, 0);
1281 spin_unlock_irqrestore(&pmu_lock, flags);
1282 while(!req.complete)
1283 pmu_poll();
1284#else
1285 if (gpio_irq >= 0)
1286 disable_irq_nosync(gpio_irq);
1287 out_8(&via[IER], CB1_INT | IER_CLR);
1288 spin_unlock_irqrestore(&pmu_lock, flags);
1289#endif
1290 break;
1291 }
1292 } while (1);
1293}
1294
1295void
1296pmu_resume(void)
1297{
1298 unsigned long flags;
1299
1300 if (!via || (pmu_suspended < 1))
1301 return;
1302
1303 spin_lock_irqsave(&pmu_lock, flags);
1304 pmu_suspended--;
1305 if (pmu_suspended > 0) {
1306 spin_unlock_irqrestore(&pmu_lock, flags);
1307 return;
1308 }
1309 adb_int_pending = 1;
1310#ifdef SUSPEND_USES_PMU
1311 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, pmu_intr_mask);
1312 spin_unlock_irqrestore(&pmu_lock, flags);
1313 while(!req.complete)
1314 pmu_poll();
1315#else
1316 if (gpio_irq >= 0)
1317 enable_irq(gpio_irq);
1318 out_8(&via[IER], CB1_INT | IER_SET);
1319 spin_unlock_irqrestore(&pmu_lock, flags);
1320 pmu_poll();
1321#endif
1322}
1323
1324
1325static void
1326pmu_handle_data(unsigned char *data, int len)
1327{
1328 unsigned char ints, pirq;
1329 int i = 0;
1330
1331 asleep = 0;
1332 if (drop_interrupts || len < 1) {
1333 adb_int_pending = 0;
1334 pmu_irq_stats[8]++;
1335 return;
1336 }
1337
1338
1339 ints = data[0];
1340
1341
1342 if (ints == 0)
1343 pmu_irq_stats[9]++;
1344
1345
1346 if (ints & PMU_INT_ADB)
1347 ints &= ~(PMU_INT_ADB_AUTO | PMU_INT_AUTO_SRQ_POLL);
1348
1349next:
1350
1351 if (ints == 0) {
1352 if (i > pmu_irq_stats[10])
1353 pmu_irq_stats[10] = i;
1354 return;
1355 }
1356
1357 for (pirq = 0; pirq < 8; pirq++)
1358 if (ints & (1 << pirq))
1359 break;
1360 pmu_irq_stats[pirq]++;
1361 i++;
1362 ints &= ~(1 << pirq);
1363
1364
1365
1366
1367
1368 if ((1 << pirq) & PMU_INT_ADB) {
1369 if ((data[0] & PMU_INT_ADB_AUTO) == 0) {
1370 struct adb_request *req = req_awaiting_reply;
1371 if (req == 0) {
1372 printk(KERN_ERR "PMU: extra ADB reply\n");
1373 return;
1374 }
1375 req_awaiting_reply = NULL;
1376 if (len <= 2)
1377 req->reply_len = 0;
1378 else {
1379 memcpy(req->reply, data + 1, len - 1);
1380 req->reply_len = len - 1;
1381 }
1382 pmu_done(req);
1383 } else {
1384 if (len == 4 && data[1] == 0x2c) {
1385 extern int xmon_wants_key, xmon_adb_keycode;
1386 if (xmon_wants_key) {
1387 xmon_adb_keycode = data[2];
1388 return;
1389 }
1390 }
1391#ifdef CONFIG_ADB
1392
1393
1394
1395
1396
1397
1398 if (!(pmu_kind == PMU_OHARE_BASED && len == 4
1399 && data[1] == 0x2c && data[3] == 0xff
1400 && (data[2] & ~1) == 0xf4))
1401 adb_input(data+1, len-1, 1);
1402#endif
1403 }
1404 }
1405
1406 else if ((1 << pirq) & PMU_INT_SNDBRT) {
1407#ifdef CONFIG_PMAC_BACKLIGHT
1408 if (len == 3)
1409 pmac_backlight_set_legacy_brightness_pmu(data[1] >> 4);
1410#endif
1411 }
1412
1413 else if ((1 << pirq) & PMU_INT_TICK) {
1414
1415 if (pmu_battery_count) {
1416 if ((--query_batt_timer) == 0) {
1417 query_battery_state();
1418 query_batt_timer = BATTERY_POLLING_COUNT;
1419 }
1420 }
1421 }
1422 else if ((1 << pirq) & PMU_INT_ENVIRONMENT) {
1423 if (pmu_battery_count)
1424 query_battery_state();
1425 pmu_pass_intr(data, len);
1426
1427
1428 if (len == 6) {
1429 via_pmu_event(PMU_EVT_POWER, !!(data[1]&8));
1430 via_pmu_event(PMU_EVT_LID, data[1]&1);
1431 }
1432 } else {
1433 pmu_pass_intr(data, len);
1434 }
1435 goto next;
1436}
1437
1438static struct adb_request*
1439pmu_sr_intr(void)
1440{
1441 struct adb_request *req;
1442 int bite = 0;
1443
1444 if (via[B] & TREQ) {
1445 printk(KERN_ERR "PMU: spurious SR intr (%x)\n", via[B]);
1446 out_8(&via[IFR], SR_INT);
1447 return NULL;
1448 }
1449
1450 while ((in_8(&via[B]) & TACK) != 0)
1451 ;
1452
1453
1454 if (pmu_state == reading || pmu_state == reading_intr)
1455 bite = in_8(&via[SR]);
1456
1457
1458 out_8(&via[B], in_8(&via[B]) | TREQ);
1459 wait_for_ack();
1460
1461 switch (pmu_state) {
1462 case sending:
1463 req = current_req;
1464 if (data_len < 0) {
1465 data_len = req->nbytes - 1;
1466 send_byte(data_len);
1467 break;
1468 }
1469 if (data_index <= data_len) {
1470 send_byte(req->data[data_index++]);
1471 break;
1472 }
1473 req->sent = 1;
1474 data_len = pmu_data_len[req->data[0]][1];
1475 if (data_len == 0) {
1476 pmu_state = idle;
1477 current_req = req->next;
1478 if (req->reply_expected)
1479 req_awaiting_reply = req;
1480 else
1481 return req;
1482 } else {
1483 pmu_state = reading;
1484 data_index = 0;
1485 reply_ptr = req->reply + req->reply_len;
1486 recv_byte();
1487 }
1488 break;
1489
1490 case intack:
1491 data_index = 0;
1492 data_len = -1;
1493 pmu_state = reading_intr;
1494 reply_ptr = interrupt_data[int_data_last];
1495 recv_byte();
1496 if (gpio_irq >= 0 && !gpio_irq_enabled) {
1497 enable_irq(gpio_irq);
1498 gpio_irq_enabled = 1;
1499 }
1500 break;
1501
1502 case reading:
1503 case reading_intr:
1504 if (data_len == -1) {
1505 data_len = bite;
1506 if (bite > 32)
1507 printk(KERN_ERR "PMU: bad reply len %d\n", bite);
1508 } else if (data_index < 32) {
1509 reply_ptr[data_index++] = bite;
1510 }
1511 if (data_index < data_len) {
1512 recv_byte();
1513 break;
1514 }
1515
1516 if (pmu_state == reading_intr) {
1517 pmu_state = idle;
1518 int_data_state[int_data_last] = int_data_ready;
1519 interrupt_data_len[int_data_last] = data_len;
1520 } else {
1521 req = current_req;
1522
1523
1524
1525
1526
1527 current_req = req->next;
1528 req->reply_len += data_index;
1529 if (req->data[0] == PMU_SLEEP || req->data[0] == PMU_CPU_SPEED)
1530 pmu_state = locked;
1531 else
1532 pmu_state = idle;
1533 return req;
1534 }
1535 break;
1536
1537 default:
1538 printk(KERN_ERR "via_pmu_interrupt: unknown state %d?\n",
1539 pmu_state);
1540 }
1541 return NULL;
1542}
1543
1544static irqreturn_t
1545via_pmu_interrupt(int irq, void *arg)
1546{
1547 unsigned long flags;
1548 int intr;
1549 int nloop = 0;
1550 int int_data = -1;
1551 struct adb_request *req = NULL;
1552 int handled = 0;
1553
1554
1555 spin_lock_irqsave(&pmu_lock, flags);
1556 ++disable_poll;
1557
1558 for (;;) {
1559 intr = in_8(&via[IFR]) & (SR_INT | CB1_INT);
1560 if (intr == 0)
1561 break;
1562 handled = 1;
1563 if (++nloop > 1000) {
1564 printk(KERN_DEBUG "PMU: stuck in intr loop, "
1565 "intr=%x, ier=%x pmu_state=%d\n",
1566 intr, in_8(&via[IER]), pmu_state);
1567 break;
1568 }
1569 out_8(&via[IFR], intr);
1570 if (intr & CB1_INT) {
1571 adb_int_pending = 1;
1572 pmu_irq_stats[0]++;
1573 }
1574 if (intr & SR_INT) {
1575 req = pmu_sr_intr();
1576 if (req)
1577 break;
1578 }
1579 }
1580
1581recheck:
1582 if (pmu_state == idle) {
1583 if (adb_int_pending) {
1584 if (int_data_state[0] == int_data_empty)
1585 int_data_last = 0;
1586 else if (int_data_state[1] == int_data_empty)
1587 int_data_last = 1;
1588 else
1589 goto no_free_slot;
1590 pmu_state = intack;
1591 int_data_state[int_data_last] = int_data_fill;
1592
1593
1594
1595 wait_for_ack();
1596 send_byte(PMU_INT_ACK);
1597 adb_int_pending = 0;
1598 } else if (current_req)
1599 pmu_start();
1600 }
1601no_free_slot:
1602
1603 if (int_data_state[!int_data_last] == int_data_ready) {
1604 int_data_state[!int_data_last] = int_data_flush;
1605 int_data = !int_data_last;
1606 } else if (int_data_state[int_data_last] == int_data_ready) {
1607 int_data_state[int_data_last] = int_data_flush;
1608 int_data = int_data_last;
1609 }
1610 --disable_poll;
1611 spin_unlock_irqrestore(&pmu_lock, flags);
1612
1613
1614 if (req) {
1615 pmu_done(req);
1616 req = NULL;
1617 }
1618
1619
1620 if (int_data >= 0) {
1621 pmu_handle_data(interrupt_data[int_data], interrupt_data_len[int_data]);
1622 spin_lock_irqsave(&pmu_lock, flags);
1623 ++disable_poll;
1624 int_data_state[int_data] = int_data_empty;
1625 int_data = -1;
1626 goto recheck;
1627 }
1628
1629 return IRQ_RETVAL(handled);
1630}
1631
1632void
1633pmu_unlock(void)
1634{
1635 unsigned long flags;
1636
1637 spin_lock_irqsave(&pmu_lock, flags);
1638 if (pmu_state == locked)
1639 pmu_state = idle;
1640 adb_int_pending = 1;
1641 spin_unlock_irqrestore(&pmu_lock, flags);
1642}
1643
1644
1645static irqreturn_t
1646gpio1_interrupt(int irq, void *arg)
1647{
1648 unsigned long flags;
1649
1650 if ((in_8(gpio_reg + 0x9) & 0x02) == 0) {
1651 spin_lock_irqsave(&pmu_lock, flags);
1652 if (gpio_irq_enabled > 0) {
1653 disable_irq_nosync(gpio_irq);
1654 gpio_irq_enabled = 0;
1655 }
1656 pmu_irq_stats[1]++;
1657 adb_int_pending = 1;
1658 spin_unlock_irqrestore(&pmu_lock, flags);
1659 via_pmu_interrupt(0, NULL);
1660 return IRQ_HANDLED;
1661 }
1662 return IRQ_NONE;
1663}
1664
1665void
1666pmu_enable_irled(int on)
1667{
1668 struct adb_request req;
1669
1670 if (vias == NULL)
1671 return ;
1672 if (pmu_kind == PMU_KEYLARGO_BASED)
1673 return ;
1674
1675 pmu_request(&req, NULL, 2, PMU_POWER_CTRL, PMU_POW_IRLED |
1676 (on ? PMU_POW_ON : PMU_POW_OFF));
1677 pmu_wait_complete(&req);
1678}
1679
1680void
1681pmu_restart(void)
1682{
1683 struct adb_request req;
1684
1685 if (via == NULL)
1686 return;
1687
1688 local_irq_disable();
1689
1690 drop_interrupts = 1;
1691
1692 if (pmu_kind != PMU_KEYLARGO_BASED) {
1693 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, PMU_INT_ADB |
1694 PMU_INT_TICK );
1695 while(!req.complete)
1696 pmu_poll();
1697 }
1698
1699 pmu_request(&req, NULL, 1, PMU_RESET);
1700 pmu_wait_complete(&req);
1701 for (;;)
1702 ;
1703}
1704
1705void
1706pmu_shutdown(void)
1707{
1708 struct adb_request req;
1709
1710 if (via == NULL)
1711 return;
1712
1713 local_irq_disable();
1714
1715 drop_interrupts = 1;
1716
1717 if (pmu_kind != PMU_KEYLARGO_BASED) {
1718 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, PMU_INT_ADB |
1719 PMU_INT_TICK );
1720 pmu_wait_complete(&req);
1721 } else {
1722
1723
1724
1725 pmu_set_server_mode(0);
1726 }
1727
1728 pmu_request(&req, NULL, 5, PMU_SHUTDOWN,
1729 'M', 'A', 'T', 'T');
1730 pmu_wait_complete(&req);
1731 for (;;)
1732 ;
1733}
1734
1735int
1736pmu_present(void)
1737{
1738 return via != 0;
1739}
1740
1741#ifdef CONFIG_PM_SLEEP
1742
1743static LIST_HEAD(sleep_notifiers);
1744
1745int
1746pmu_register_sleep_notifier(struct pmu_sleep_notifier *n)
1747{
1748 struct list_head *list;
1749 struct pmu_sleep_notifier *notifier;
1750
1751 for (list = sleep_notifiers.next; list != &sleep_notifiers;
1752 list = list->next) {
1753 notifier = list_entry(list, struct pmu_sleep_notifier, list);
1754 if (n->priority > notifier->priority)
1755 break;
1756 }
1757 __list_add(&n->list, list->prev, list);
1758 return 0;
1759}
1760EXPORT_SYMBOL(pmu_register_sleep_notifier);
1761
1762int
1763pmu_unregister_sleep_notifier(struct pmu_sleep_notifier* n)
1764{
1765 if (n->list.next == 0)
1766 return -ENOENT;
1767 list_del(&n->list);
1768 n->list.next = NULL;
1769 return 0;
1770}
1771EXPORT_SYMBOL(pmu_unregister_sleep_notifier);
1772#endif
1773
1774#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
1775
1776
1777static void broadcast_sleep(int when)
1778{
1779 struct list_head *list;
1780 struct pmu_sleep_notifier *notifier;
1781
1782 for (list = sleep_notifiers.prev; list != &sleep_notifiers;
1783 list = list->prev) {
1784 notifier = list_entry(list, struct pmu_sleep_notifier, list);
1785 notifier->notifier_call(notifier, when);
1786 }
1787}
1788
1789
1790static void broadcast_wake(void)
1791{
1792 struct list_head *list;
1793 struct pmu_sleep_notifier *notifier;
1794
1795 for (list = sleep_notifiers.next; list != &sleep_notifiers;
1796 list = list->next) {
1797 notifier = list_entry(list, struct pmu_sleep_notifier, list);
1798 notifier->notifier_call(notifier, PBOOK_WAKE);
1799 }
1800}
1801
1802
1803
1804
1805
1806static struct pci_save {
1807#ifndef HACKED_PCI_SAVE
1808 u16 command;
1809 u16 cache_lat;
1810 u16 intr;
1811 u32 rom_address;
1812#else
1813 u32 config[16];
1814#endif
1815} *pbook_pci_saves;
1816static int pbook_npci_saves;
1817
1818static void
1819pbook_alloc_pci_save(void)
1820{
1821 int npci;
1822 struct pci_dev *pd = NULL;
1823
1824 npci = 0;
1825 while ((pd = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, pd)) != NULL) {
1826 ++npci;
1827 }
1828 if (npci == 0)
1829 return;
1830 pbook_pci_saves = (struct pci_save *)
1831 kmalloc(npci * sizeof(struct pci_save), GFP_KERNEL);
1832 pbook_npci_saves = npci;
1833}
1834
1835static void
1836pbook_free_pci_save(void)
1837{
1838 if (pbook_pci_saves == NULL)
1839 return;
1840 kfree(pbook_pci_saves);
1841 pbook_pci_saves = NULL;
1842 pbook_npci_saves = 0;
1843}
1844
1845static void
1846pbook_pci_save(void)
1847{
1848 struct pci_save *ps = pbook_pci_saves;
1849 struct pci_dev *pd = NULL;
1850 int npci = pbook_npci_saves;
1851
1852 if (ps == NULL)
1853 return;
1854
1855 while ((pd = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, pd)) != NULL) {
1856 if (npci-- == 0) {
1857 pci_dev_put(pd);
1858 return;
1859 }
1860#ifndef HACKED_PCI_SAVE
1861 pci_read_config_word(pd, PCI_COMMAND, &ps->command);
1862 pci_read_config_word(pd, PCI_CACHE_LINE_SIZE, &ps->cache_lat);
1863 pci_read_config_word(pd, PCI_INTERRUPT_LINE, &ps->intr);
1864 pci_read_config_dword(pd, PCI_ROM_ADDRESS, &ps->rom_address);
1865#else
1866 int i;
1867 for (i=1;i<16;i++)
1868 pci_read_config_dword(pd, i<<4, &ps->config[i]);
1869#endif
1870 ++ps;
1871 }
1872}
1873
1874
1875
1876
1877
1878static void
1879pbook_pci_restore(void)
1880{
1881 u16 cmd;
1882 struct pci_save *ps = pbook_pci_saves - 1;
1883 struct pci_dev *pd = NULL;
1884 int npci = pbook_npci_saves;
1885 int j;
1886
1887 while ((pd = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, pd)) != NULL) {
1888#ifdef HACKED_PCI_SAVE
1889 int i;
1890 if (npci-- == 0) {
1891 pci_dev_put(pd);
1892 return;
1893 }
1894 ps++;
1895 for (i=2;i<16;i++)
1896 pci_write_config_dword(pd, i<<4, ps->config[i]);
1897 pci_write_config_dword(pd, 4, ps->config[1]);
1898#else
1899 if (npci-- == 0)
1900 return;
1901 ps++;
1902 if (ps->command == 0)
1903 continue;
1904 pci_read_config_word(pd, PCI_COMMAND, &cmd);
1905 if ((ps->command & ~cmd) == 0)
1906 continue;
1907 switch (pd->hdr_type) {
1908 case PCI_HEADER_TYPE_NORMAL:
1909 for (j = 0; j < 6; ++j)
1910 pci_write_config_dword(pd,
1911 PCI_BASE_ADDRESS_0 + j*4,
1912 pd->resource[j].start);
1913 pci_write_config_dword(pd, PCI_ROM_ADDRESS,
1914 ps->rom_address);
1915 pci_write_config_word(pd, PCI_CACHE_LINE_SIZE,
1916 ps->cache_lat);
1917 pci_write_config_word(pd, PCI_INTERRUPT_LINE,
1918 ps->intr);
1919 pci_write_config_word(pd, PCI_COMMAND, ps->command);
1920 break;
1921 }
1922#endif
1923 }
1924}
1925
1926#ifdef DEBUG_SLEEP
1927
1928void
1929pmu_blink(int n)
1930{
1931 struct adb_request req;
1932
1933 memset(&req, 0, sizeof(req));
1934
1935 for (; n > 0; --n) {
1936 req.nbytes = 4;
1937 req.done = NULL;
1938 req.data[0] = 0xee;
1939 req.data[1] = 4;
1940 req.data[2] = 0;
1941 req.data[3] = 1;
1942 req.reply[0] = ADB_RET_OK;
1943 req.reply_len = 1;
1944 req.reply_expected = 0;
1945 pmu_polled_request(&req);
1946 mdelay(50);
1947 req.nbytes = 4;
1948 req.done = NULL;
1949 req.data[0] = 0xee;
1950 req.data[1] = 4;
1951 req.data[2] = 0;
1952 req.data[3] = 0;
1953 req.reply[0] = ADB_RET_OK;
1954 req.reply_len = 1;
1955 req.reply_expected = 0;
1956 pmu_polled_request(&req);
1957 mdelay(50);
1958 }
1959 mdelay(50);
1960}
1961#endif
1962
1963
1964
1965
1966
1967static u32 save_via[8];
1968
1969static void
1970save_via_state(void)
1971{
1972 save_via[0] = in_8(&via[ANH]);
1973 save_via[1] = in_8(&via[DIRA]);
1974 save_via[2] = in_8(&via[B]);
1975 save_via[3] = in_8(&via[DIRB]);
1976 save_via[4] = in_8(&via[PCR]);
1977 save_via[5] = in_8(&via[ACR]);
1978 save_via[6] = in_8(&via[T1CL]);
1979 save_via[7] = in_8(&via[T1CH]);
1980}
1981static void
1982restore_via_state(void)
1983{
1984 out_8(&via[ANH], save_via[0]);
1985 out_8(&via[DIRA], save_via[1]);
1986 out_8(&via[B], save_via[2]);
1987 out_8(&via[DIRB], save_via[3]);
1988 out_8(&via[PCR], save_via[4]);
1989 out_8(&via[ACR], save_via[5]);
1990 out_8(&via[T1CL], save_via[6]);
1991 out_8(&via[T1CH], save_via[7]);
1992 out_8(&via[IER], IER_CLR | 0x7f);
1993 out_8(&via[IFR], 0x7f);
1994 out_8(&via[IER], IER_SET | SR_INT | CB1_INT);
1995}
1996
1997extern void pmu_backlight_set_sleep(int sleep);
1998
1999static int
2000pmac_suspend_devices(void)
2001{
2002 int ret;
2003
2004 pm_prepare_console();
2005
2006
2007 broadcast_sleep(PBOOK_SLEEP_REQUEST);
2008
2009
2010
2011
2012
2013
2014
2015 sys_sync();
2016
2017 broadcast_sleep(PBOOK_SLEEP_NOW);
2018
2019
2020 ret = device_suspend(PMSG_SUSPEND);
2021 if (ret) {
2022 broadcast_wake();
2023 printk(KERN_ERR "Driver sleep failed\n");
2024 return -EBUSY;
2025 }
2026
2027#ifdef CONFIG_PMAC_BACKLIGHT
2028
2029 pmu_backlight_set_sleep(1);
2030#endif
2031
2032
2033 pmac_pfunc_i2c_suspend();
2034 pmac_pfunc_base_suspend();
2035
2036
2037 preempt_disable();
2038
2039
2040 asm volatile("mtdec %0" : : "r" (0x7fffffff));
2041
2042
2043 mb();
2044 asm volatile("mtdec %0" : : "r" (0x7fffffff));
2045
2046
2047
2048
2049
2050 local_irq_disable();
2051
2052
2053
2054
2055
2056
2057 ret = device_power_down(PMSG_SUSPEND);
2058 if (ret) {
2059 wakeup_decrementer();
2060 local_irq_enable();
2061 preempt_enable();
2062 device_resume();
2063 broadcast_wake();
2064 printk(KERN_ERR "Driver powerdown failed\n");
2065 return -EBUSY;
2066 }
2067
2068
2069 while (!batt_req.complete)
2070 pmu_poll();
2071
2072
2073
2074
2075 enable_kernel_fp();
2076
2077#ifdef CONFIG_ALTIVEC
2078 if (cpu_has_feature(CPU_FTR_ALTIVEC))
2079 enable_kernel_altivec();
2080#endif
2081
2082 return 0;
2083}
2084
2085static int
2086pmac_wakeup_devices(void)
2087{
2088 mdelay(100);
2089
2090#ifdef CONFIG_PMAC_BACKLIGHT
2091
2092 pmu_backlight_set_sleep(0);
2093#endif
2094
2095
2096 device_power_up();
2097
2098
2099 adb_int_pending = 1;
2100 via_pmu_interrupt(0, NULL);
2101
2102
2103 wakeup_decrementer();
2104
2105
2106 local_irq_enable();
2107 mdelay(10);
2108 preempt_enable();
2109
2110
2111 pmac_pfunc_base_resume();
2112 pmac_pfunc_i2c_resume();
2113
2114
2115 device_resume();
2116
2117
2118 broadcast_wake();
2119
2120 pm_restore_console();
2121
2122 return 0;
2123}
2124
2125#define GRACKLE_PM (1<<7)
2126#define GRACKLE_DOZE (1<<5)
2127#define GRACKLE_NAP (1<<4)
2128#define GRACKLE_SLEEP (1<<3)
2129
2130static int powerbook_sleep_grackle(void)
2131{
2132 unsigned long save_l2cr;
2133 unsigned short pmcr1;
2134 struct adb_request req;
2135 int ret;
2136 struct pci_dev *grackle;
2137
2138 grackle = pci_get_bus_and_slot(0, 0);
2139 if (!grackle)
2140 return -ENODEV;
2141
2142 ret = pmac_suspend_devices();
2143 if (ret) {
2144 printk(KERN_ERR "Sleep rejected by devices\n");
2145 return ret;
2146 }
2147
2148
2149 pmu_request(&req, NULL, 2, PMU_POWER_CTRL0, PMU_POW0_OFF|PMU_POW0_HARD_DRIVE);
2150 pmu_wait_complete(&req);
2151 pmu_request(&req, NULL, 2, PMU_POWER_CTRL,
2152 PMU_POW_OFF|PMU_POW_BACKLIGHT|PMU_POW_IRLED|PMU_POW_MEDIABAY);
2153 pmu_wait_complete(&req);
2154
2155
2156 save_l2cr = _get_L2CR();
2157
2158 if (!__fake_sleep) {
2159
2160 pmu_request(&req, NULL, 5, PMU_SLEEP, 'M', 'A', 'T', 'T');
2161 pmu_wait_complete(&req);
2162 }
2163
2164
2165 save_via_state();
2166
2167 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,1);
2168
2169 pci_read_config_word(grackle, 0x70, &pmcr1);
2170
2171 pmcr1 &= ~(GRACKLE_DOZE|GRACKLE_SLEEP);
2172 pmcr1 |= GRACKLE_PM|GRACKLE_NAP;
2173 pci_write_config_word(grackle, 0x70, pmcr1);
2174
2175
2176 if (__fake_sleep)
2177 mdelay(5000);
2178 else
2179 low_sleep_handler();
2180
2181
2182 pci_read_config_word(grackle, 0x70, &pmcr1);
2183 pmcr1 &= ~(GRACKLE_PM|GRACKLE_DOZE|GRACKLE_SLEEP|GRACKLE_NAP);
2184 pci_write_config_word(grackle, 0x70, pmcr1);
2185
2186 pci_dev_put(grackle);
2187
2188
2189 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,0);
2190 restore_via_state();
2191
2192
2193 if (save_l2cr != 0xffffffff && (save_l2cr & L2CR_L2E) != 0)
2194 _set_L2CR(save_l2cr);
2195
2196
2197 set_context(current->active_mm->context.id, current->active_mm->pgd);
2198
2199
2200 pmu_unlock();
2201 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, pmu_intr_mask);
2202 pmu_wait_complete(&req);
2203 pmu_request(&req, NULL, 2, PMU_POWER_CTRL0,
2204 PMU_POW0_ON|PMU_POW0_HARD_DRIVE);
2205 pmu_wait_complete(&req);
2206 pmu_request(&req, NULL, 2, PMU_POWER_CTRL,
2207 PMU_POW_ON|PMU_POW_BACKLIGHT|PMU_POW_CHARGER|PMU_POW_IRLED|PMU_POW_MEDIABAY);
2208 pmu_wait_complete(&req);
2209
2210 pmac_wakeup_devices();
2211
2212 return 0;
2213}
2214
2215static int
2216powerbook_sleep_Core99(void)
2217{
2218 unsigned long save_l2cr;
2219 unsigned long save_l3cr;
2220 struct adb_request req;
2221 int ret;
2222
2223 if (pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,-1) < 0) {
2224 printk(KERN_ERR "Sleep mode not supported on this machine\n");
2225 return -ENOSYS;
2226 }
2227
2228 if (num_online_cpus() > 1 || cpu_is_offline(0))
2229 return -EAGAIN;
2230
2231 ret = pmac_suspend_devices();
2232 if (ret) {
2233 printk(KERN_ERR "Sleep rejected by devices\n");
2234 return ret;
2235 }
2236
2237
2238 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, 0);
2239 pmu_wait_complete(&req);
2240
2241
2242 pmu_request(&req, NULL, 4, PMU_POWER_EVENTS, PMU_PWR_CLR_WAKEUP_EVENTS,
2243 0xff, 0xff);
2244 pmu_wait_complete(&req);
2245 pmu_request(&req, NULL, 4, PMU_POWER_EVENTS, PMU_PWR_SET_WAKEUP_EVENTS,
2246 0, PMU_PWR_WAKEUP_KEY |
2247 (option_lid_wakeup ? PMU_PWR_WAKEUP_LID_OPEN : 0));
2248 pmu_wait_complete(&req);
2249
2250
2251 save_l3cr = _get_L3CR();
2252 save_l2cr = _get_L2CR();
2253
2254 if (!__fake_sleep) {
2255
2256 pmu_request(&req, NULL, 5, PMU_SLEEP, 'M', 'A', 'T', 'T');
2257 pmu_wait_complete(&req);
2258 }
2259
2260
2261 save_via_state();
2262
2263
2264
2265
2266
2267 pmac_call_feature(PMAC_FTR_SLEEP_STATE, NULL, 0, 1);
2268
2269
2270 if (__fake_sleep)
2271 mdelay(5000);
2272 else
2273 low_sleep_handler();
2274
2275
2276 pmac_call_feature(PMAC_FTR_SLEEP_STATE, NULL, 0, 0);
2277
2278
2279 restore_via_state();
2280
2281
2282 loops_per_jiffy *= 2;
2283
2284
2285 pmac_call_early_video_resume();
2286
2287
2288 if (save_l2cr != 0xffffffff && (save_l2cr & L2CR_L2E) != 0)
2289 _set_L2CR(save_l2cr);
2290
2291 if (save_l3cr != 0xffffffff && (save_l3cr & L3CR_L3E) != 0)
2292 _set_L3CR(save_l3cr);
2293
2294
2295 set_context(current->active_mm->context.id, current->active_mm->pgd);
2296
2297
2298 pmu_unlock();
2299 pmu_request(&req, NULL, 2, PMU_SYSTEM_READY, 2);
2300 pmu_wait_complete(&req);
2301 pmu_request(&req, NULL, 2, PMU_SET_INTR_MASK, pmu_intr_mask);
2302 pmu_wait_complete(&req);
2303
2304
2305 loops_per_jiffy /= 2;
2306
2307 pmac_wakeup_devices();
2308
2309 return 0;
2310}
2311
2312#define PB3400_MEM_CTRL 0xf8000000
2313#define PB3400_MEM_CTRL_SLEEP 0x70
2314
2315static int
2316powerbook_sleep_3400(void)
2317{
2318 int ret, i, x;
2319 unsigned int hid0;
2320 unsigned long p;
2321 struct adb_request sleep_req;
2322 void __iomem *mem_ctrl;
2323 unsigned int __iomem *mem_ctrl_sleep;
2324
2325
2326 mem_ctrl = ioremap(PB3400_MEM_CTRL, 0x100);
2327 if (mem_ctrl == NULL) {
2328 printk("powerbook_sleep_3400: ioremap failed\n");
2329 return -ENOMEM;
2330 }
2331 mem_ctrl_sleep = mem_ctrl + PB3400_MEM_CTRL_SLEEP;
2332
2333
2334 pbook_alloc_pci_save();
2335
2336 ret = pmac_suspend_devices();
2337 if (ret) {
2338 pbook_free_pci_save();
2339 iounmap(mem_ctrl);
2340 printk(KERN_ERR "Sleep rejected by devices\n");
2341 return ret;
2342 }
2343
2344
2345 pbook_pci_save();
2346
2347
2348
2349 for (i = 0x403f; i >= 0x4000; --i) {
2350 out_be32(mem_ctrl_sleep, i);
2351 do {
2352 x = (in_be32(mem_ctrl_sleep) >> 16) & 0x3ff;
2353 } while (x == 0);
2354 if (x >= 0x100)
2355 break;
2356 }
2357
2358
2359 pmu_request(&sleep_req, NULL, 5, PMU_SLEEP, 'M', 'A', 'T', 'T');
2360 while (!sleep_req.complete)
2361 mb();
2362
2363 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,1);
2364
2365
2366 for (p = KERNELBASE; p < KERNELBASE + 0x100000; p += 0x1000)
2367 i = *(volatile int *)p;
2368 asleep = 1;
2369
2370
2371 hid0 = mfspr(SPRN_HID0);
2372 hid0 = (hid0 & ~(HID0_NAP | HID0_DOZE)) | HID0_SLEEP;
2373 mtspr(SPRN_HID0, hid0);
2374 mtmsr(mfmsr() | MSR_POW | MSR_EE);
2375 udelay(10);
2376
2377
2378 out_be32(mem_ctrl_sleep, 0x3f);
2379 pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,0);
2380 pbook_pci_restore();
2381 pmu_unlock();
2382
2383
2384 while (asleep)
2385 mb();
2386
2387 pmac_wakeup_devices();
2388 pbook_free_pci_save();
2389 iounmap(mem_ctrl);
2390
2391 return 0;
2392}
2393
2394#endif
2395
2396
2397
2398
2399#define RB_SIZE 0x10
2400struct pmu_private {
2401 struct list_head list;
2402 int rb_get;
2403 int rb_put;
2404 struct rb_entry {
2405 unsigned short len;
2406 unsigned char data[16];
2407 } rb_buf[RB_SIZE];
2408 wait_queue_head_t wait;
2409 spinlock_t lock;
2410#if defined(CONFIG_INPUT_ADBHID) && defined(CONFIG_PMAC_BACKLIGHT)
2411 int backlight_locker;
2412#endif
2413};
2414
2415static LIST_HEAD(all_pmu_pvt);
2416static DEFINE_SPINLOCK(all_pvt_lock);
2417
2418static void
2419pmu_pass_intr(unsigned char *data, int len)
2420{
2421 struct pmu_private *pp;
2422 struct list_head *list;
2423 int i;
2424 unsigned long flags;
2425
2426 if (len > sizeof(pp->rb_buf[0].data))
2427 len = sizeof(pp->rb_buf[0].data);
2428 spin_lock_irqsave(&all_pvt_lock, flags);
2429 for (list = &all_pmu_pvt; (list = list->next) != &all_pmu_pvt; ) {
2430 pp = list_entry(list, struct pmu_private, list);
2431 spin_lock(&pp->lock);
2432 i = pp->rb_put + 1;
2433 if (i >= RB_SIZE)
2434 i = 0;
2435 if (i != pp->rb_get) {
2436 struct rb_entry *rp = &pp->rb_buf[pp->rb_put];
2437 rp->len = len;
2438 memcpy(rp->data, data, len);
2439 pp->rb_put = i;
2440 wake_up_interruptible(&pp->wait);
2441 }
2442 spin_unlock(&pp->lock);
2443 }
2444 spin_unlock_irqrestore(&all_pvt_lock, flags);
2445}
2446
2447static int
2448pmu_open(struct inode *inode, struct file *file)
2449{
2450 struct pmu_private *pp;
2451 unsigned long flags;
2452
2453 pp = kmalloc(sizeof(struct pmu_private), GFP_KERNEL);
2454 if (pp == 0)
2455 return -ENOMEM;
2456 pp->rb_get = pp->rb_put = 0;
2457 spin_lock_init(&pp->lock);
2458 init_waitqueue_head(&pp->wait);
2459 spin_lock_irqsave(&all_pvt_lock, flags);
2460#if defined(CONFIG_INPUT_ADBHID) && defined(CONFIG_PMAC_BACKLIGHT)
2461 pp->backlight_locker = 0;
2462#endif
2463 list_add(&pp->list, &all_pmu_pvt);
2464 spin_unlock_irqrestore(&all_pvt_lock, flags);
2465 file->private_data = pp;
2466 return 0;
2467}
2468
2469static ssize_t
2470pmu_read(struct file *file, char __user *buf,
2471 size_t count, loff_t *ppos)
2472{
2473 struct pmu_private *pp = file->private_data;
2474 DECLARE_WAITQUEUE(wait, current);
2475 unsigned long flags;
2476 int ret = 0;
2477
2478 if (count < 1 || pp == 0)
2479 return -EINVAL;
2480 if (!access_ok(VERIFY_WRITE, buf, count))
2481 return -EFAULT;
2482
2483 spin_lock_irqsave(&pp->lock, flags);
2484 add_wait_queue(&pp->wait, &wait);
2485 current->state = TASK_INTERRUPTIBLE;
2486
2487 for (;;) {
2488 ret = -EAGAIN;
2489 if (pp->rb_get != pp->rb_put) {
2490 int i = pp->rb_get;
2491 struct rb_entry *rp = &pp->rb_buf[i];
2492 ret = rp->len;
2493 spin_unlock_irqrestore(&pp->lock, flags);
2494 if (ret > count)
2495 ret = count;
2496 if (ret > 0 && copy_to_user(buf, rp->data, ret))
2497 ret = -EFAULT;
2498 if (++i >= RB_SIZE)
2499 i = 0;
2500 spin_lock_irqsave(&pp->lock, flags);
2501 pp->rb_get = i;
2502 }
2503 if (ret >= 0)
2504 break;
2505 if (file->f_flags & O_NONBLOCK)
2506 break;
2507 ret = -ERESTARTSYS;
2508 if (signal_pending(current))
2509 break;
2510 spin_unlock_irqrestore(&pp->lock, flags);
2511 schedule();
2512 spin_lock_irqsave(&pp->lock, flags);
2513 }
2514 current->state = TASK_RUNNING;
2515 remove_wait_queue(&pp->wait, &wait);
2516 spin_unlock_irqrestore(&pp->lock, flags);
2517
2518 return ret;
2519}
2520
2521static ssize_t
2522pmu_write(struct file *file, const char __user *buf,
2523 size_t count, loff_t *ppos)
2524{
2525 return 0;
2526}
2527
2528static unsigned int
2529pmu_fpoll(struct file *filp, poll_table *wait)
2530{
2531 struct pmu_private *pp = filp->private_data;
2532 unsigned int mask = 0;
2533 unsigned long flags;
2534
2535 if (pp == 0)
2536 return 0;
2537 poll_wait(filp, &pp->wait, wait);
2538 spin_lock_irqsave(&pp->lock, flags);
2539 if (pp->rb_get != pp->rb_put)
2540 mask |= POLLIN;
2541 spin_unlock_irqrestore(&pp->lock, flags);
2542 return mask;
2543}
2544
2545static int
2546pmu_release(struct inode *inode, struct file *file)
2547{
2548 struct pmu_private *pp = file->private_data;
2549 unsigned long flags;
2550
2551 lock_kernel();
2552 if (pp != 0) {
2553 file->private_data = NULL;
2554 spin_lock_irqsave(&all_pvt_lock, flags);
2555 list_del(&pp->list);
2556 spin_unlock_irqrestore(&all_pvt_lock, flags);
2557
2558#if defined(CONFIG_INPUT_ADBHID) && defined(CONFIG_PMAC_BACKLIGHT)
2559 if (pp->backlight_locker)
2560 pmac_backlight_enable();
2561#endif
2562
2563 kfree(pp);
2564 }
2565 unlock_kernel();
2566 return 0;
2567}
2568
2569static int
2570pmu_ioctl(struct inode * inode, struct file *filp,
2571 u_int cmd, u_long arg)
2572{
2573 __u32 __user *argp = (__u32 __user *)arg;
2574 int error = -EINVAL;
2575
2576 switch (cmd) {
2577#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
2578 case PMU_IOC_SLEEP:
2579 if (!capable(CAP_SYS_ADMIN))
2580 return -EACCES;
2581 if (sleep_in_progress)
2582 return -EBUSY;
2583 sleep_in_progress = 1;
2584 switch (pmu_kind) {
2585 case PMU_OHARE_BASED:
2586 error = powerbook_sleep_3400();
2587 break;
2588 case PMU_HEATHROW_BASED:
2589 case PMU_PADDINGTON_BASED:
2590 error = powerbook_sleep_grackle();
2591 break;
2592 case PMU_KEYLARGO_BASED:
2593 error = powerbook_sleep_Core99();
2594 break;
2595 default:
2596 error = -ENOSYS;
2597 }
2598 sleep_in_progress = 0;
2599 break;
2600 case PMU_IOC_CAN_SLEEP:
2601 if (pmac_call_feature(PMAC_FTR_SLEEP_STATE,NULL,0,-1) < 0)
2602 return put_user(0, argp);
2603 else
2604 return put_user(1, argp);
2605#endif
2606
2607#ifdef CONFIG_PMAC_BACKLIGHT_LEGACY
2608
2609 case PMU_IOC_GET_BACKLIGHT:
2610 {
2611 int brightness;
2612
2613 if (sleep_in_progress)
2614 return -EBUSY;
2615
2616 brightness = pmac_backlight_get_legacy_brightness();
2617 if (brightness < 0)
2618 return brightness;
2619 else
2620 return put_user(brightness, argp);
2621
2622 }
2623 case PMU_IOC_SET_BACKLIGHT:
2624 {
2625 int brightness;
2626
2627 if (sleep_in_progress)
2628 return -EBUSY;
2629
2630 error = get_user(brightness, argp);
2631 if (error)
2632 return error;
2633
2634 return pmac_backlight_set_legacy_brightness(brightness);
2635 }
2636#ifdef CONFIG_INPUT_ADBHID
2637 case PMU_IOC_GRAB_BACKLIGHT: {
2638 struct pmu_private *pp = filp->private_data;
2639
2640 if (pp->backlight_locker)
2641 return 0;
2642
2643 pp->backlight_locker = 1;
2644 pmac_backlight_disable();
2645
2646 return 0;
2647 }
2648#endif
2649#endif
2650
2651 case PMU_IOC_GET_MODEL:
2652 return put_user(pmu_kind, argp);
2653 case PMU_IOC_HAS_ADB:
2654 return put_user(pmu_has_adb, argp);
2655 }
2656 return error;
2657}
2658
2659static const struct file_operations pmu_device_fops = {
2660 .read = pmu_read,
2661 .write = pmu_write,
2662 .poll = pmu_fpoll,
2663 .ioctl = pmu_ioctl,
2664 .open = pmu_open,
2665 .release = pmu_release,
2666};
2667
2668static struct miscdevice pmu_device = {
2669 PMU_MINOR, "pmu", &pmu_device_fops
2670};
2671
2672static int pmu_device_init(void)
2673{
2674 if (!via)
2675 return 0;
2676 if (misc_register(&pmu_device) < 0)
2677 printk(KERN_ERR "via-pmu: cannot register misc device.\n");
2678 return 0;
2679}
2680device_initcall(pmu_device_init);
2681
2682
2683#ifdef DEBUG_SLEEP
2684static inline void
2685polled_handshake(volatile unsigned char __iomem *via)
2686{
2687 via[B] &= ~TREQ; eieio();
2688 while ((via[B] & TACK) != 0)
2689 ;
2690 via[B] |= TREQ; eieio();
2691 while ((via[B] & TACK) == 0)
2692 ;
2693}
2694
2695static inline void
2696polled_send_byte(volatile unsigned char __iomem *via, int x)
2697{
2698 via[ACR] |= SR_OUT | SR_EXT; eieio();
2699 via[SR] = x; eieio();
2700 polled_handshake(via);
2701}
2702
2703static inline int
2704polled_recv_byte(volatile unsigned char __iomem *via)
2705{
2706 int x;
2707
2708 via[ACR] = (via[ACR] & ~SR_OUT) | SR_EXT; eieio();
2709 x = via[SR]; eieio();
2710 polled_handshake(via);
2711 x = via[SR]; eieio();
2712 return x;
2713}
2714
2715int
2716pmu_polled_request(struct adb_request *req)
2717{
2718 unsigned long flags;
2719 int i, l, c;
2720 volatile unsigned char __iomem *v = via;
2721
2722 req->complete = 1;
2723 c = req->data[0];
2724 l = pmu_data_len[c][0];
2725 if (l >= 0 && req->nbytes != l + 1)
2726 return -EINVAL;
2727
2728 local_irq_save(flags);
2729 while (pmu_state != idle)
2730 pmu_poll();
2731
2732 while ((via[B] & TACK) == 0)
2733 ;
2734 polled_send_byte(v, c);
2735 if (l < 0) {
2736 l = req->nbytes - 1;
2737 polled_send_byte(v, l);
2738 }
2739 for (i = 1; i <= l; ++i)
2740 polled_send_byte(v, req->data[i]);
2741
2742 l = pmu_data_len[c][1];
2743 if (l < 0)
2744 l = polled_recv_byte(v);
2745 for (i = 0; i < l; ++i)
2746 req->reply[i + req->reply_len] = polled_recv_byte(v);
2747
2748 if (req->done)
2749 (*req->done)(req);
2750
2751 local_irq_restore(flags);
2752 return 0;
2753}
2754#endif
2755
2756
2757
2758
2759
2760
2761#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
2762
2763int pmu_sys_suspended;
2764
2765static int pmu_sys_suspend(struct sys_device *sysdev, pm_message_t state)
2766{
2767 if (state.event != PM_EVENT_SUSPEND || pmu_sys_suspended)
2768 return 0;
2769
2770
2771 pmu_suspend();
2772
2773 pmu_sys_suspended = 1;
2774 return 0;
2775}
2776
2777static int pmu_sys_resume(struct sys_device *sysdev)
2778{
2779 struct adb_request req;
2780
2781 if (!pmu_sys_suspended)
2782 return 0;
2783
2784
2785 pmu_request(&req, NULL, 2, PMU_SYSTEM_READY, 2);
2786 pmu_wait_complete(&req);
2787
2788
2789 pmu_resume();
2790
2791 pmu_sys_suspended = 0;
2792
2793 return 0;
2794}
2795
2796#endif
2797
2798static struct sysdev_class pmu_sysclass = {
2799 set_kset_name("pmu"),
2800};
2801
2802static struct sys_device device_pmu = {
2803 .cls = &pmu_sysclass,
2804};
2805
2806static struct sysdev_driver driver_pmu = {
2807#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
2808 .suspend = &pmu_sys_suspend,
2809 .resume = &pmu_sys_resume,
2810#endif
2811};
2812
2813static int __init init_pmu_sysfs(void)
2814{
2815 int rc;
2816
2817 rc = sysdev_class_register(&pmu_sysclass);
2818 if (rc) {
2819 printk(KERN_ERR "Failed registering PMU sys class\n");
2820 return -ENODEV;
2821 }
2822 rc = sysdev_register(&device_pmu);
2823 if (rc) {
2824 printk(KERN_ERR "Failed registering PMU sys device\n");
2825 return -ENODEV;
2826 }
2827 rc = sysdev_driver_register(&pmu_sysclass, &driver_pmu);
2828 if (rc) {
2829 printk(KERN_ERR "Failed registering PMU sys driver\n");
2830 return -ENODEV;
2831 }
2832 return 0;
2833}
2834
2835subsys_initcall(init_pmu_sysfs);
2836
2837EXPORT_SYMBOL(pmu_request);
2838EXPORT_SYMBOL(pmu_queue_request);
2839EXPORT_SYMBOL(pmu_poll);
2840EXPORT_SYMBOL(pmu_poll_adb);
2841EXPORT_SYMBOL(pmu_wait_complete);
2842EXPORT_SYMBOL(pmu_suspend);
2843EXPORT_SYMBOL(pmu_resume);
2844EXPORT_SYMBOL(pmu_unlock);
2845#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_PPC32)
2846EXPORT_SYMBOL(pmu_enable_irled);
2847EXPORT_SYMBOL(pmu_battery_count);
2848EXPORT_SYMBOL(pmu_batteries);
2849EXPORT_SYMBOL(pmu_power_flags);
2850#endif
2851
2852
