1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22#include <linux/init.h>
23#include <linux/platform_device.h>
24#include <linux/sysdev.h>
25#include <linux/amba/bus.h>
26#include <linux/amba/pl061.h>
27#include <linux/amba/mmci.h>
28#include <linux/io.h>
29
30#include <mach/hardware.h>
31#include <asm/irq.h>
32#include <asm/leds.h>
33#include <asm/mach-types.h>
34#include <asm/hardware/gic.h>
35#include <asm/hardware/icst307.h>
36#include <asm/hardware/cache-l2x0.h>
37
38#include <asm/mach/arch.h>
39#include <asm/mach/flash.h>
40#include <asm/mach/map.h>
41#include <asm/mach/time.h>
42
43#include <mach/board-pb1176.h>
44#include <mach/irqs.h>
45
46#include "core.h"
47#include "clock.h"
48
49static struct map_desc realview_pb1176_io_desc[] __initdata = {
50 {
51 .virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
52 .pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
53 .length = SZ_4K,
54 .type = MT_DEVICE,
55 }, {
56 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_CPU_BASE),
57 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_CPU_BASE),
58 .length = SZ_4K,
59 .type = MT_DEVICE,
60 }, {
61 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_DIST_BASE),
62 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_DIST_BASE),
63 .length = SZ_4K,
64 .type = MT_DEVICE,
65 }, {
66 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_CPU_BASE),
67 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_CPU_BASE),
68 .length = SZ_4K,
69 .type = MT_DEVICE,
70 }, {
71 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_DIST_BASE),
72 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_DIST_BASE),
73 .length = SZ_4K,
74 .type = MT_DEVICE,
75 }, {
76 .virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
77 .pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
78 .length = SZ_4K,
79 .type = MT_DEVICE,
80 }, {
81 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER0_1_BASE),
82 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER0_1_BASE),
83 .length = SZ_4K,
84 .type = MT_DEVICE,
85 }, {
86 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER2_3_BASE),
87 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER2_3_BASE),
88 .length = SZ_4K,
89 .type = MT_DEVICE,
90 }, {
91 .virtual = IO_ADDRESS(REALVIEW_PB1176_L220_BASE),
92 .pfn = __phys_to_pfn(REALVIEW_PB1176_L220_BASE),
93 .length = SZ_8K,
94 .type = MT_DEVICE,
95 },
96#ifdef CONFIG_DEBUG_LL
97 {
98 .virtual = IO_ADDRESS(REALVIEW_PB1176_UART0_BASE),
99 .pfn = __phys_to_pfn(REALVIEW_PB1176_UART0_BASE),
100 .length = SZ_4K,
101 .type = MT_DEVICE,
102 },
103#endif
104};
105
106static void __init realview_pb1176_map_io(void)
107{
108 iotable_init(realview_pb1176_io_desc, ARRAY_SIZE(realview_pb1176_io_desc));
109}
110
111static struct pl061_platform_data gpio0_plat_data = {
112 .gpio_base = 0,
113 .irq_base = -1,
114};
115
116static struct pl061_platform_data gpio1_plat_data = {
117 .gpio_base = 8,
118 .irq_base = -1,
119};
120
121static struct pl061_platform_data gpio2_plat_data = {
122 .gpio_base = 16,
123 .irq_base = -1,
124};
125
126
127
128
129#define GPIO2_IRQ { IRQ_PB1176_GPIO2, NO_IRQ }
130#define GPIO2_DMA { 0, 0 }
131#define GPIO3_IRQ { IRQ_PB1176_GPIO3, NO_IRQ }
132#define GPIO3_DMA { 0, 0 }
133#define AACI_IRQ { IRQ_PB1176_AACI, NO_IRQ }
134#define AACI_DMA { 0x80, 0x81 }
135#define MMCI0_IRQ { IRQ_PB1176_MMCI0A, IRQ_PB1176_MMCI0B }
136#define MMCI0_DMA { 0x84, 0 }
137#define KMI0_IRQ { IRQ_PB1176_KMI0, NO_IRQ }
138#define KMI0_DMA { 0, 0 }
139#define KMI1_IRQ { IRQ_PB1176_KMI1, NO_IRQ }
140#define KMI1_DMA { 0, 0 }
141#define PB1176_SMC_IRQ { NO_IRQ, NO_IRQ }
142#define PB1176_SMC_DMA { 0, 0 }
143#define MPMC_IRQ { NO_IRQ, NO_IRQ }
144#define MPMC_DMA { 0, 0 }
145#define PB1176_CLCD_IRQ { IRQ_DC1176_CLCD, NO_IRQ }
146#define PB1176_CLCD_DMA { 0, 0 }
147#define DMAC_IRQ { IRQ_PB1176_DMAC, NO_IRQ }
148#define DMAC_DMA { 0, 0 }
149#define SCTL_IRQ { NO_IRQ, NO_IRQ }
150#define SCTL_DMA { 0, 0 }
151#define PB1176_WATCHDOG_IRQ { IRQ_DC1176_WATCHDOG, NO_IRQ }
152#define PB1176_WATCHDOG_DMA { 0, 0 }
153#define PB1176_GPIO0_IRQ { IRQ_PB1176_GPIO0, NO_IRQ }
154#define PB1176_GPIO0_DMA { 0, 0 }
155#define GPIO1_IRQ { IRQ_PB1176_GPIO1, NO_IRQ }
156#define GPIO1_DMA { 0, 0 }
157#define PB1176_RTC_IRQ { IRQ_DC1176_RTC, NO_IRQ }
158#define PB1176_RTC_DMA { 0, 0 }
159#define SCI_IRQ { IRQ_PB1176_SCI, NO_IRQ }
160#define SCI_DMA { 7, 6 }
161#define PB1176_UART0_IRQ { IRQ_DC1176_UART0, NO_IRQ }
162#define PB1176_UART0_DMA { 15, 14 }
163#define PB1176_UART1_IRQ { IRQ_DC1176_UART1, NO_IRQ }
164#define PB1176_UART1_DMA { 13, 12 }
165#define PB1176_UART2_IRQ { IRQ_DC1176_UART2, NO_IRQ }
166#define PB1176_UART2_DMA { 11, 10 }
167#define PB1176_UART3_IRQ { IRQ_DC1176_UART3, NO_IRQ }
168#define PB1176_UART3_DMA { 0x86, 0x87 }
169#define PB1176_SSP_IRQ { IRQ_PB1176_SSP, NO_IRQ }
170#define PB1176_SSP_DMA { 9, 8 }
171
172
173AMBA_DEVICE(aaci, "fpga:aaci", AACI, NULL);
174AMBA_DEVICE(mmc0, "fpga:mmc0", MMCI0, &realview_mmc0_plat_data);
175AMBA_DEVICE(kmi0, "fpga:kmi0", KMI0, NULL);
176AMBA_DEVICE(kmi1, "fpga:kmi1", KMI1, NULL);
177AMBA_DEVICE(uart3, "fpga:uart3", PB1176_UART3, NULL);
178
179
180AMBA_DEVICE(smc, "dev:smc", PB1176_SMC, NULL);
181AMBA_DEVICE(sctl, "dev:sctl", SCTL, NULL);
182AMBA_DEVICE(wdog, "dev:wdog", PB1176_WATCHDOG, NULL);
183AMBA_DEVICE(gpio0, "dev:gpio0", PB1176_GPIO0, &gpio0_plat_data);
184AMBA_DEVICE(gpio1, "dev:gpio1", GPIO1, &gpio1_plat_data);
185AMBA_DEVICE(gpio2, "dev:gpio2", GPIO2, &gpio2_plat_data);
186AMBA_DEVICE(rtc, "dev:rtc", PB1176_RTC, NULL);
187AMBA_DEVICE(sci0, "dev:sci0", SCI, NULL);
188AMBA_DEVICE(uart0, "dev:uart0", PB1176_UART0, NULL);
189AMBA_DEVICE(uart1, "dev:uart1", PB1176_UART1, NULL);
190AMBA_DEVICE(uart2, "dev:uart2", PB1176_UART2, NULL);
191AMBA_DEVICE(ssp0, "dev:ssp0", PB1176_SSP, NULL);
192
193
194AMBA_DEVICE(clcd, "issp:clcd", PB1176_CLCD, &clcd_plat_data);
195
196
197static struct amba_device *amba_devs[] __initdata = {
198
199 &uart0_device,
200 &uart1_device,
201 &uart2_device,
202 &uart3_device,
203 &smc_device,
204 &clcd_device,
205 &sctl_device,
206 &wdog_device,
207 &gpio0_device,
208 &gpio1_device,
209 &gpio2_device,
210 &rtc_device,
211 &sci0_device,
212 &ssp0_device,
213 &aaci_device,
214 &mmc0_device,
215 &kmi0_device,
216 &kmi1_device,
217};
218
219
220
221
222static struct resource realview_pb1176_flash_resources[] = {
223 [0] = {
224 .start = REALVIEW_PB1176_FLASH_BASE,
225 .end = REALVIEW_PB1176_FLASH_BASE + REALVIEW_PB1176_FLASH_SIZE - 1,
226 .flags = IORESOURCE_MEM,
227 },
228 [1] = {
229 .start = REALVIEW_PB1176_SEC_FLASH_BASE,
230 .end = REALVIEW_PB1176_SEC_FLASH_BASE + REALVIEW_PB1176_SEC_FLASH_SIZE - 1,
231 .flags = IORESOURCE_MEM,
232 },
233};
234#ifdef CONFIG_REALVIEW_PB1176_SECURE_FLASH
235#define PB1176_FLASH_BLOCKS 2
236#else
237#define PB1176_FLASH_BLOCKS 1
238#endif
239
240static struct resource realview_pb1176_smsc911x_resources[] = {
241 [0] = {
242 .start = REALVIEW_PB1176_ETH_BASE,
243 .end = REALVIEW_PB1176_ETH_BASE + SZ_64K - 1,
244 .flags = IORESOURCE_MEM,
245 },
246 [1] = {
247 .start = IRQ_PB1176_ETH,
248 .end = IRQ_PB1176_ETH,
249 .flags = IORESOURCE_IRQ,
250 },
251};
252
253static struct resource realview_pb1176_isp1761_resources[] = {
254 [0] = {
255 .start = REALVIEW_PB1176_USB_BASE,
256 .end = REALVIEW_PB1176_USB_BASE + SZ_128K - 1,
257 .flags = IORESOURCE_MEM,
258 },
259 [1] = {
260 .start = IRQ_PB1176_USB,
261 .end = IRQ_PB1176_USB,
262 .flags = IORESOURCE_IRQ,
263 },
264};
265
266static void __init gic_init_irq(void)
267{
268
269 gic_cpu_base_addr = __io_address(REALVIEW_DC1176_GIC_CPU_BASE);
270 gic_dist_init(0, __io_address(REALVIEW_DC1176_GIC_DIST_BASE), IRQ_DC1176_GIC_START);
271 gic_cpu_init(0, gic_cpu_base_addr);
272
273
274 gic_dist_init(1, __io_address(REALVIEW_PB1176_GIC_DIST_BASE), IRQ_PB1176_GIC_START);
275 gic_cpu_init(1, __io_address(REALVIEW_PB1176_GIC_CPU_BASE));
276 gic_cascade_irq(1, IRQ_DC1176_PB_IRQ1);
277}
278
279static void __init realview_pb1176_timer_init(void)
280{
281 timer0_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE);
282 timer1_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE) + 0x20;
283 timer2_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE);
284 timer3_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE) + 0x20;
285
286 realview_timer_init(IRQ_DC1176_TIMER0);
287}
288
289static struct sys_timer realview_pb1176_timer = {
290 .init = realview_pb1176_timer_init,
291};
292
293static void realview_pb1176_reset(char mode)
294{
295 void __iomem *hdr_ctrl = __io_address(REALVIEW_SYS_BASE) +
296 REALVIEW_SYS_RESETCTL_OFFSET;
297 void __iomem *rst_hdr_ctrl = __io_address(REALVIEW_SYS_BASE) +
298 REALVIEW_SYS_LOCK_OFFSET;
299 __raw_writel(REALVIEW_SYS_LOCKVAL_MASK, rst_hdr_ctrl);
300 __raw_writel(REALVIEW_PB1176_SYS_LOCKVAL_RSTCTL, hdr_ctrl);
301}
302
303static void realview_pb1176_fixup(struct machine_desc *mdesc,
304 struct tag *tags, char **from,
305 struct meminfo *meminfo)
306{
307
308
309
310 meminfo->bank[0].start = 0;
311 meminfo->bank[0].size = SZ_128M;
312 meminfo->nr_banks = 1;
313}
314
315static void __init realview_pb1176_init(void)
316{
317 int i;
318
319#ifdef CONFIG_CACHE_L2X0
320
321 l2x0_init(__io_address(REALVIEW_PB1176_L220_BASE), 0x00730000, 0xfe000fff);
322#endif
323
324 realview_flash_register(realview_pb1176_flash_resources,
325 PB1176_FLASH_BLOCKS);
326 realview_eth_register(NULL, realview_pb1176_smsc911x_resources);
327 platform_device_register(&realview_i2c_device);
328 realview_usb_register(realview_pb1176_isp1761_resources);
329
330 for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
331 struct amba_device *d = amba_devs[i];
332 amba_device_register(d, &iomem_resource);
333 }
334
335#ifdef CONFIG_LEDS
336 leds_event = realview_leds_event;
337#endif
338 realview_reset = realview_pb1176_reset;
339}
340
341MACHINE_START(REALVIEW_PB1176, "ARM-RealView PB1176")
342
343 .phys_io = REALVIEW_PB1176_UART0_BASE,
344 .io_pg_offst = (IO_ADDRESS(REALVIEW_PB1176_UART0_BASE) >> 18) & 0xfffc,
345 .boot_params = PHYS_OFFSET + 0x00000100,
346 .fixup = realview_pb1176_fixup,
347 .map_io = realview_pb1176_map_io,
348 .init_irq = gic_init_irq,
349 .timer = &realview_pb1176_timer,
350 .init_machine = realview_pb1176_init,
351MACHINE_END
352
