1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26#include <linux/gpio.h>
27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/interrupt.h>
30
31#include <asm/mach-au1x00/au1000.h>
32#include <asm/mach-pb1x00/pb1100.h>
33
34#include <prom.h>
35
36
37struct au1xxx_irqmap __initdata au1xxx_irq_map[] = {
38 { AU1000_GPIO_9, IRQF_TRIGGER_LOW, 0 },
39 { AU1000_GPIO_10, IRQF_TRIGGER_LOW, 0 },
40 { AU1000_GPIO_11, IRQF_TRIGGER_LOW, 0 },
41 { AU1000_GPIO_13, IRQF_TRIGGER_LOW, 0 },
42};
43
44
45const char *get_system_type(void)
46{
47 return "Alchemy Pb1100";
48}
49
50void board_reset(void)
51{
52
53 au_writel(0x00000000, PB1100_RST_VDDI);
54}
55
56void __init board_init_irq(void)
57{
58 au1xxx_setup_irqmap(au1xxx_irq_map, ARRAY_SIZE(au1xxx_irq_map));
59}
60
61void __init board_setup(void)
62{
63 volatile void __iomem *base = (volatile void __iomem *)0xac000000UL;
64 char *argptr;
65
66 argptr = prom_getcmdline();
67#ifdef CONFIG_SERIAL_8250_CONSOLE
68 argptr = strstr(argptr, "console=");
69 if (argptr == NULL) {
70 argptr = prom_getcmdline();
71 strcat(argptr, " console=ttyS0,115200");
72 }
73#endif
74
75#ifdef CONFIG_FB_AU1100
76 argptr = strstr(argptr, "video=");
77 if (argptr == NULL) {
78 argptr = prom_getcmdline();
79
80
81 }
82#endif
83
84#if defined(CONFIG_SOUND_AU1X00) && !defined(CONFIG_SOC_AU1000)
85
86 strcat(argptr, " au1000_audio=vra");
87 argptr = prom_getcmdline();
88#endif
89
90
91 au_writel(8, SYS_AUXPLL);
92 alchemy_gpio1_input_enable();
93 udelay(100);
94
95#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
96 {
97 u32 pin_func, sys_freqctrl, sys_clksrc;
98
99
100 pin_func = au_readl(SYS_PINFUNC) & ~SYS_PF_UR3;
101
102
103 sys_freqctrl = au_readl(SYS_FREQCTRL0);
104 sys_freqctrl &= ~0xFFF00000;
105 au_writel(sys_freqctrl, SYS_FREQCTRL0);
106
107
108 sys_clksrc = au_readl(SYS_CLKSRC);
109 sys_clksrc &= ~(SYS_CS_CIR | SYS_CS_DIR | SYS_CS_MIR_MASK);
110 au_writel(sys_clksrc, SYS_CLKSRC);
111
112 sys_freqctrl = au_readl(SYS_FREQCTRL0);
113 sys_freqctrl &= ~0xFFF00000;
114
115 sys_clksrc = au_readl(SYS_CLKSRC);
116 sys_clksrc &= ~(SYS_CS_CIR | SYS_CS_DIR | SYS_CS_MIR_MASK);
117
118
119 sys_freqctrl |= (0 << SYS_FC_FRDIV2_BIT) |
120 SYS_FC_FE2 | SYS_FC_FS2;
121 au_writel(sys_freqctrl, SYS_FREQCTRL0);
122
123
124
125
126 sys_clksrc |= SYS_CS_MUX_FQ2 << SYS_CS_MIR_BIT;
127 au_writel(sys_clksrc, SYS_CLKSRC);
128
129
130 au_writel(0x00000002, MEM_STCFG3);
131 au_writel(0x280E3D07, MEM_STTIME3);
132 au_writel(0x10000000, MEM_STADDR3);
133
134
135
136
137 pin_func = au_readl(SYS_PINFUNC) & ~SYS_PF_USB;
138
139 pin_func |= SYS_PF_USB;
140 au_writel(pin_func, SYS_PINFUNC);
141 }
142#endif
143
144
145 au_writel(au_readl(SYS_POWERCTRL) | (0x3 << 5), SYS_POWERCTRL);
146
147
148 if (!(readb(base + 0x28) & 0x20)) {
149 writeb(readb(base + 0x28) | 0x20, base + 0x28);
150 au_sync();
151 }
152
153 if (readb(base + 0x2C) & 0x4) {
154 writeb(readb(base + 0x2c) & ~0x4, base + 0x2c);
155 au_sync();
156 }
157}
158