1#ifndef _ASM_POWERPC_MMU_BOOK3E_H_
2#define _ASM_POWERPC_MMU_BOOK3E_H_
3
4
5
6
7
8#define BOOK3E_PAGESZ_1K 0
9#define BOOK3E_PAGESZ_2K 1
10#define BOOK3E_PAGESZ_4K 2
11#define BOOK3E_PAGESZ_8K 3
12#define BOOK3E_PAGESZ_16K 4
13#define BOOK3E_PAGESZ_32K 5
14#define BOOK3E_PAGESZ_64K 6
15#define BOOK3E_PAGESZ_128K 7
16#define BOOK3E_PAGESZ_256K 8
17#define BOOK3E_PAGESZ_512K 9
18#define BOOK3E_PAGESZ_1M 10
19#define BOOK3E_PAGESZ_2M 11
20#define BOOK3E_PAGESZ_4M 12
21#define BOOK3E_PAGESZ_8M 13
22#define BOOK3E_PAGESZ_16M 14
23#define BOOK3E_PAGESZ_32M 15
24#define BOOK3E_PAGESZ_64M 16
25#define BOOK3E_PAGESZ_128M 17
26#define BOOK3E_PAGESZ_256M 18
27#define BOOK3E_PAGESZ_512M 19
28#define BOOK3E_PAGESZ_1GB 20
29#define BOOK3E_PAGESZ_2GB 21
30#define BOOK3E_PAGESZ_4GB 22
31#define BOOK3E_PAGESZ_8GB 23
32#define BOOK3E_PAGESZ_16GB 24
33#define BOOK3E_PAGESZ_32GB 25
34#define BOOK3E_PAGESZ_64GB 26
35#define BOOK3E_PAGESZ_128GB 27
36#define BOOK3E_PAGESZ_256GB 28
37#define BOOK3E_PAGESZ_512GB 29
38#define BOOK3E_PAGESZ_1TB 30
39#define BOOK3E_PAGESZ_2TB 31
40
41
42
43#define MAS0_TLBSEL(x) ((x << 28) & 0x30000000)
44#define MAS0_ESEL(x) ((x << 16) & 0x0FFF0000)
45#define MAS0_NV(x) ((x) & 0x00000FFF)
46#define MAS0_HES 0x00004000
47#define MAS0_WQ_ALLWAYS 0x00000000
48#define MAS0_WQ_COND 0x00001000
49#define MAS0_WQ_CLR_RSRV 0x00002000
50
51#define MAS1_VALID 0x80000000
52#define MAS1_IPROT 0x40000000
53#define MAS1_TID(x) ((x << 16) & 0x3FFF0000)
54#define MAS1_IND 0x00002000
55#define MAS1_TS 0x00001000
56#define MAS1_TSIZE_MASK 0x00000f80
57#define MAS1_TSIZE_SHIFT 7
58#define MAS1_TSIZE(x) ((x << MAS1_TSIZE_SHIFT) & MAS1_TSIZE_MASK)
59
60#define MAS2_EPN 0xFFFFF000
61#define MAS2_X0 0x00000040
62#define MAS2_X1 0x00000020
63#define MAS2_W 0x00000010
64#define MAS2_I 0x00000008
65#define MAS2_M 0x00000004
66#define MAS2_G 0x00000002
67#define MAS2_E 0x00000001
68#define MAS2_EPN_MASK(size) (~0 << (size + 10))
69#define MAS2_VAL(addr, size, flags) ((addr) & MAS2_EPN_MASK(size) | (flags))
70
71#define MAS3_RPN 0xFFFFF000
72#define MAS3_U0 0x00000200
73#define MAS3_U1 0x00000100
74#define MAS3_U2 0x00000080
75#define MAS3_U3 0x00000040
76#define MAS3_UX 0x00000020
77#define MAS3_SX 0x00000010
78#define MAS3_UW 0x00000008
79#define MAS3_SW 0x00000004
80#define MAS3_UR 0x00000002
81#define MAS3_SR 0x00000001
82#define MAS3_SPSIZE 0x0000003e
83#define MAS3_SPSIZE_SHIFT 1
84
85#define MAS4_TLBSELD(x) MAS0_TLBSEL(x)
86#define MAS4_INDD 0x00008000
87#define MAS4_TSIZED(x) MAS1_TSIZE(x)
88#define MAS4_X0D 0x00000040
89#define MAS4_X1D 0x00000020
90#define MAS4_WD 0x00000010
91#define MAS4_ID 0x00000008
92#define MAS4_MD 0x00000004
93#define MAS4_GD 0x00000002
94#define MAS4_ED 0x00000001
95#define MAS4_WIMGED_MASK 0x0000001f
96#define MAS4_WIMGED_SHIFT 0
97#define MAS4_VLED MAS4_X1D
98#define MAS4_ACMD 0x000000c0
99#define MAS4_ACMD_SHIFT 6
100#define MAS4_TSIZED_MASK 0x00000f80
101#define MAS4_TSIZED_SHIFT 7
102
103#define MAS6_SPID0 0x3FFF0000
104#define MAS6_SPID1 0x00007FFE
105#define MAS6_ISIZE(x) MAS1_TSIZE(x)
106#define MAS6_SAS 0x00000001
107#define MAS6_SPID MAS6_SPID0
108#define MAS6_SIND 0x00000002
109#define MAS6_SIND_SHIFT 1
110#define MAS6_SPID_MASK 0x3fff0000
111#define MAS6_SPID_SHIFT 16
112#define MAS6_ISIZE_MASK 0x00000f80
113#define MAS6_ISIZE_SHIFT 7
114
115#define MAS7_RPN 0xFFFFFFFF
116
117
118#define MMUCSR0_TLB1FI 0x00000002
119#define MMUCSR0_TLB0FI 0x00000004
120#define MMUCSR0_TLB2FI 0x00000040
121#define MMUCSR0_TLB3FI 0x00000020
122#define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
123 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
124#define MMUCSR0_TLB0PS 0x00000780
125#define MMUCSR0_TLB1PS 0x00007800
126#define MMUCSR0_TLB2PS 0x00078000
127#define MMUCSR0_TLB3PS 0x00780000
128
129
130#define TLBnCFG_N_ENTRY 0x00000fff
131#define TLBnCFG_HES 0x00002000
132#define TLBnCFG_IPROT 0x00008000
133#define TLBnCFG_GTWE 0x00010000
134#define TLBnCFG_IND 0x00020000
135#define TLBnCFG_PT 0x00040000
136#define TLBnCFG_ASSOC 0xff000000
137
138
139#define TLBnPS_4K 0x00000004
140#define TLBnPS_8K 0x00000008
141#define TLBnPS_16K 0x00000010
142#define TLBnPS_32K 0x00000020
143#define TLBnPS_64K 0x00000040
144#define TLBnPS_128K 0x00000080
145#define TLBnPS_256K 0x00000100
146#define TLBnPS_512K 0x00000200
147#define TLBnPS_1M 0x00000400
148#define TLBnPS_2M 0x00000800
149#define TLBnPS_4M 0x00001000
150#define TLBnPS_8M 0x00002000
151#define TLBnPS_16M 0x00004000
152#define TLBnPS_32M 0x00008000
153#define TLBnPS_64M 0x00010000
154#define TLBnPS_128M 0x00020000
155#define TLBnPS_256M 0x00040000
156#define TLBnPS_512M 0x00080000
157#define TLBnPS_1G 0x00100000
158#define TLBnPS_2G 0x00200000
159#define TLBnPS_4G 0x00400000
160#define TLBnPS_8G 0x00800000
161#define TLBnPS_16G 0x01000000
162#define TLBnPS_32G 0x02000000
163#define TLBnPS_64G 0x04000000
164#define TLBnPS_128G 0x08000000
165#define TLBnPS_256G 0x10000000
166
167
168#define TLBILX_T_ALL 0
169#define TLBILX_T_TID 1
170#define TLBILX_T_FULLMATCH 3
171#define TLBILX_T_CLASS0 4
172#define TLBILX_T_CLASS1 5
173#define TLBILX_T_CLASS2 6
174#define TLBILX_T_CLASS3 7
175
176#ifndef __ASSEMBLY__
177
178extern unsigned int tlbcam_index;
179
180typedef struct {
181 unsigned int id;
182 unsigned int active;
183 unsigned long vdso_base;
184} mm_context_t;
185
186
187
188
189
190
191
192struct mmu_psize_def
193{
194 unsigned int shift;
195 unsigned int enc;
196};
197extern struct mmu_psize_def mmu_psize_defs[MMU_PAGE_COUNT];
198
199
200
201
202#if defined(CONFIG_PPC_4K_PAGES)
203#define mmu_virtual_psize MMU_PAGE_4K
204#elif defined(CONFIG_PPC_64K_PAGES)
205#define mmu_virtual_psize MMU_PAGE_64K
206#else
207#error Unsupported page size
208#endif
209
210extern int mmu_linear_psize;
211extern int mmu_vmemmap_psize;
212
213#endif
214
215#endif
216