1#ifndef _ASM_POWERPC_TLBFLUSH_H
2#define _ASM_POWERPC_TLBFLUSH_H
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21#ifdef __KERNEL__
22
23#ifdef CONFIG_PPC_MMU_NOHASH
24
25
26
27
28
29
30
31
32struct vm_area_struct;
33struct mm_struct;
34
35#define MMU_NO_CONTEXT ((unsigned int)-1)
36
37extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
38 unsigned long end);
39extern void flush_tlb_kernel_range(unsigned long start, unsigned long end);
40
41extern void local_flush_tlb_mm(struct mm_struct *mm);
42extern void local_flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr);
43
44extern void __local_flush_tlb_page(struct mm_struct *mm, unsigned long vmaddr,
45 int tsize, int ind);
46
47#ifdef CONFIG_SMP
48extern void flush_tlb_mm(struct mm_struct *mm);
49extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr);
50extern void __flush_tlb_page(struct mm_struct *mm, unsigned long vmaddr,
51 int tsize, int ind);
52#else
53#define flush_tlb_mm(mm) local_flush_tlb_mm(mm)
54#define flush_tlb_page(vma,addr) local_flush_tlb_page(vma,addr)
55#define __flush_tlb_page(mm,addr,p,i) __local_flush_tlb_page(mm,addr,p,i)
56#endif
57#define flush_tlb_page_nohash(vma,addr) flush_tlb_page(vma,addr)
58
59#elif defined(CONFIG_PPC_STD_MMU_32)
60
61
62
63
64extern void flush_tlb_mm(struct mm_struct *mm);
65extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr);
66extern void flush_tlb_page_nohash(struct vm_area_struct *vma, unsigned long addr);
67extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
68 unsigned long end);
69extern void flush_tlb_kernel_range(unsigned long start, unsigned long end);
70static inline void local_flush_tlb_page(struct vm_area_struct *vma,
71 unsigned long vmaddr)
72{
73 flush_tlb_page(vma, vmaddr);
74}
75static inline void local_flush_tlb_mm(struct mm_struct *mm)
76{
77 flush_tlb_mm(mm);
78}
79
80#elif defined(CONFIG_PPC_STD_MMU_64)
81
82
83
84
85
86#include <linux/percpu.h>
87#include <asm/page.h>
88
89#define PPC64_TLB_BATCH_NR 192
90
91struct ppc64_tlb_batch {
92 int active;
93 unsigned long index;
94 struct mm_struct *mm;
95 real_pte_t pte[PPC64_TLB_BATCH_NR];
96 unsigned long vaddr[PPC64_TLB_BATCH_NR];
97 unsigned int psize;
98 int ssize;
99};
100DECLARE_PER_CPU(struct ppc64_tlb_batch, ppc64_tlb_batch);
101
102extern void __flush_tlb_pending(struct ppc64_tlb_batch *batch);
103
104extern void hpte_need_flush(struct mm_struct *mm, unsigned long addr,
105 pte_t *ptep, unsigned long pte, int huge);
106
107#define __HAVE_ARCH_ENTER_LAZY_MMU_MODE
108
109static inline void arch_enter_lazy_mmu_mode(void)
110{
111 struct ppc64_tlb_batch *batch = &__get_cpu_var(ppc64_tlb_batch);
112
113 batch->active = 1;
114}
115
116static inline void arch_leave_lazy_mmu_mode(void)
117{
118 struct ppc64_tlb_batch *batch = &__get_cpu_var(ppc64_tlb_batch);
119
120 if (batch->index)
121 __flush_tlb_pending(batch);
122 batch->active = 0;
123}
124
125#define arch_flush_lazy_mmu_mode() do {} while (0)
126
127
128extern void flush_hash_page(unsigned long va, real_pte_t pte, int psize,
129 int ssize, int local);
130extern void flush_hash_range(unsigned long number, int local);
131
132
133static inline void local_flush_tlb_mm(struct mm_struct *mm)
134{
135}
136
137static inline void flush_tlb_mm(struct mm_struct *mm)
138{
139}
140
141static inline void local_flush_tlb_page(struct vm_area_struct *vma,
142 unsigned long vmaddr)
143{
144}
145
146static inline void flush_tlb_page(struct vm_area_struct *vma,
147 unsigned long vmaddr)
148{
149}
150
151static inline void flush_tlb_page_nohash(struct vm_area_struct *vma,
152 unsigned long vmaddr)
153{
154}
155
156static inline void flush_tlb_range(struct vm_area_struct *vma,
157 unsigned long start, unsigned long end)
158{
159}
160
161static inline void flush_tlb_kernel_range(unsigned long start,
162 unsigned long end)
163{
164}
165
166
167extern void __flush_hash_table_range(struct mm_struct *mm, unsigned long start,
168 unsigned long end);
169
170#else
171#error Unsupported MMU type
172#endif
173
174#endif
175#endif
176