1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33#ifndef _E1000_HW_H_
34#define _E1000_HW_H_
35
36#include "e1000_osdep.h"
37
38
39struct e1000_hw;
40struct e1000_hw_stats;
41
42
43
44typedef enum {
45 e1000_undefined = 0,
46 e1000_82542_rev2_0,
47 e1000_82542_rev2_1,
48 e1000_82543,
49 e1000_82544,
50 e1000_82540,
51 e1000_82545,
52 e1000_82545_rev_3,
53 e1000_82546,
54 e1000_82546_rev_3,
55 e1000_82541,
56 e1000_82541_rev_2,
57 e1000_82547,
58 e1000_82547_rev_2,
59 e1000_num_macs
60} e1000_mac_type;
61
62typedef enum {
63 e1000_eeprom_uninitialized = 0,
64 e1000_eeprom_spi,
65 e1000_eeprom_microwire,
66 e1000_eeprom_flash,
67 e1000_eeprom_none,
68 e1000_num_eeprom_types
69} e1000_eeprom_type;
70
71
72typedef enum {
73 e1000_media_type_copper = 0,
74 e1000_media_type_fiber = 1,
75 e1000_media_type_internal_serdes = 2,
76 e1000_num_media_types
77} e1000_media_type;
78
79typedef enum {
80 e1000_10_half = 0,
81 e1000_10_full = 1,
82 e1000_100_half = 2,
83 e1000_100_full = 3
84} e1000_speed_duplex_type;
85
86
87typedef enum {
88 E1000_FC_NONE = 0,
89 E1000_FC_RX_PAUSE = 1,
90 E1000_FC_TX_PAUSE = 2,
91 E1000_FC_FULL = 3,
92 E1000_FC_DEFAULT = 0xFF
93} e1000_fc_type;
94
95struct e1000_shadow_ram {
96 u16 eeprom_word;
97 bool modified;
98};
99
100
101typedef enum {
102 e1000_bus_type_unknown = 0,
103 e1000_bus_type_pci,
104 e1000_bus_type_pcix,
105 e1000_bus_type_reserved
106} e1000_bus_type;
107
108
109typedef enum {
110 e1000_bus_speed_unknown = 0,
111 e1000_bus_speed_33,
112 e1000_bus_speed_66,
113 e1000_bus_speed_100,
114 e1000_bus_speed_120,
115 e1000_bus_speed_133,
116 e1000_bus_speed_reserved
117} e1000_bus_speed;
118
119
120typedef enum {
121 e1000_bus_width_unknown = 0,
122 e1000_bus_width_32,
123 e1000_bus_width_64,
124 e1000_bus_width_reserved
125} e1000_bus_width;
126
127
128typedef enum {
129 e1000_cable_length_50 = 0,
130 e1000_cable_length_50_80,
131 e1000_cable_length_80_110,
132 e1000_cable_length_110_140,
133 e1000_cable_length_140,
134 e1000_cable_length_undefined = 0xFF
135} e1000_cable_length;
136
137typedef enum {
138 e1000_gg_cable_length_60 = 0,
139 e1000_gg_cable_length_60_115 = 1,
140 e1000_gg_cable_length_115_150 = 2,
141 e1000_gg_cable_length_150 = 4
142} e1000_gg_cable_length;
143
144typedef enum {
145 e1000_igp_cable_length_10 = 10,
146 e1000_igp_cable_length_20 = 20,
147 e1000_igp_cable_length_30 = 30,
148 e1000_igp_cable_length_40 = 40,
149 e1000_igp_cable_length_50 = 50,
150 e1000_igp_cable_length_60 = 60,
151 e1000_igp_cable_length_70 = 70,
152 e1000_igp_cable_length_80 = 80,
153 e1000_igp_cable_length_90 = 90,
154 e1000_igp_cable_length_100 = 100,
155 e1000_igp_cable_length_110 = 110,
156 e1000_igp_cable_length_115 = 115,
157 e1000_igp_cable_length_120 = 120,
158 e1000_igp_cable_length_130 = 130,
159 e1000_igp_cable_length_140 = 140,
160 e1000_igp_cable_length_150 = 150,
161 e1000_igp_cable_length_160 = 160,
162 e1000_igp_cable_length_170 = 170,
163 e1000_igp_cable_length_180 = 180
164} e1000_igp_cable_length;
165
166typedef enum {
167 e1000_10bt_ext_dist_enable_normal = 0,
168 e1000_10bt_ext_dist_enable_lower,
169 e1000_10bt_ext_dist_enable_undefined = 0xFF
170} e1000_10bt_ext_dist_enable;
171
172typedef enum {
173 e1000_rev_polarity_normal = 0,
174 e1000_rev_polarity_reversed,
175 e1000_rev_polarity_undefined = 0xFF
176} e1000_rev_polarity;
177
178typedef enum {
179 e1000_downshift_normal = 0,
180 e1000_downshift_activated,
181 e1000_downshift_undefined = 0xFF
182} e1000_downshift;
183
184typedef enum {
185 e1000_smart_speed_default = 0,
186 e1000_smart_speed_on,
187 e1000_smart_speed_off
188} e1000_smart_speed;
189
190typedef enum {
191 e1000_polarity_reversal_enabled = 0,
192 e1000_polarity_reversal_disabled,
193 e1000_polarity_reversal_undefined = 0xFF
194} e1000_polarity_reversal;
195
196typedef enum {
197 e1000_auto_x_mode_manual_mdi = 0,
198 e1000_auto_x_mode_manual_mdix,
199 e1000_auto_x_mode_auto1,
200 e1000_auto_x_mode_auto2,
201 e1000_auto_x_mode_undefined = 0xFF
202} e1000_auto_x_mode;
203
204typedef enum {
205 e1000_1000t_rx_status_not_ok = 0,
206 e1000_1000t_rx_status_ok,
207 e1000_1000t_rx_status_undefined = 0xFF
208} e1000_1000t_rx_status;
209
210typedef enum {
211 e1000_phy_m88 = 0,
212 e1000_phy_igp,
213 e1000_phy_undefined = 0xFF
214} e1000_phy_type;
215
216typedef enum {
217 e1000_ms_hw_default = 0,
218 e1000_ms_force_master,
219 e1000_ms_force_slave,
220 e1000_ms_auto
221} e1000_ms_type;
222
223typedef enum {
224 e1000_ffe_config_enabled = 0,
225 e1000_ffe_config_active,
226 e1000_ffe_config_blocked
227} e1000_ffe_config;
228
229typedef enum {
230 e1000_dsp_config_disabled = 0,
231 e1000_dsp_config_enabled,
232 e1000_dsp_config_activated,
233 e1000_dsp_config_undefined = 0xFF
234} e1000_dsp_config;
235
236struct e1000_phy_info {
237 e1000_cable_length cable_length;
238 e1000_10bt_ext_dist_enable extended_10bt_distance;
239 e1000_rev_polarity cable_polarity;
240 e1000_downshift downshift;
241 e1000_polarity_reversal polarity_correction;
242 e1000_auto_x_mode mdix_mode;
243 e1000_1000t_rx_status local_rx;
244 e1000_1000t_rx_status remote_rx;
245};
246
247struct e1000_phy_stats {
248 u32 idle_errors;
249 u32 receive_errors;
250};
251
252struct e1000_eeprom_info {
253 e1000_eeprom_type type;
254 u16 word_size;
255 u16 opcode_bits;
256 u16 address_bits;
257 u16 delay_usec;
258 u16 page_size;
259};
260
261
262#define E1000_HOST_IF_MAX_SIZE 2048
263
264typedef enum {
265 e1000_byte_align = 0,
266 e1000_word_align = 1,
267 e1000_dword_align = 2
268} e1000_align_type;
269
270
271#define E1000_SUCCESS 0
272#define E1000_ERR_EEPROM 1
273#define E1000_ERR_PHY 2
274#define E1000_ERR_CONFIG 3
275#define E1000_ERR_PARAM 4
276#define E1000_ERR_MAC_TYPE 5
277#define E1000_ERR_PHY_TYPE 6
278#define E1000_ERR_RESET 9
279#define E1000_ERR_MASTER_REQUESTS_PENDING 10
280#define E1000_ERR_HOST_INTERFACE_COMMAND 11
281#define E1000_BLK_PHY_RESET 12
282
283#define E1000_BYTE_SWAP_WORD(_value) ((((_value) & 0x00ff) << 8) | \
284 (((_value) & 0xff00) >> 8))
285
286
287
288s32 e1000_reset_hw(struct e1000_hw *hw);
289s32 e1000_init_hw(struct e1000_hw *hw);
290s32 e1000_set_mac_type(struct e1000_hw *hw);
291void e1000_set_media_type(struct e1000_hw *hw);
292
293
294s32 e1000_setup_link(struct e1000_hw *hw);
295s32 e1000_phy_setup_autoneg(struct e1000_hw *hw);
296void e1000_config_collision_dist(struct e1000_hw *hw);
297s32 e1000_check_for_link(struct e1000_hw *hw);
298s32 e1000_get_speed_and_duplex(struct e1000_hw *hw, u16 * speed, u16 * duplex);
299s32 e1000_force_mac_fc(struct e1000_hw *hw);
300
301
302s32 e1000_read_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 * phy_data);
303s32 e1000_write_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 data);
304s32 e1000_phy_hw_reset(struct e1000_hw *hw);
305s32 e1000_phy_reset(struct e1000_hw *hw);
306s32 e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);
307s32 e1000_validate_mdi_setting(struct e1000_hw *hw);
308
309
310s32 e1000_init_eeprom_params(struct e1000_hw *hw);
311
312
313u32 e1000_enable_mng_pass_thru(struct e1000_hw *hw);
314
315#define E1000_MNG_DHCP_TX_PAYLOAD_CMD 64
316#define E1000_HI_MAX_MNG_DATA_LENGTH 0x6F8
317
318#define E1000_MNG_DHCP_COMMAND_TIMEOUT 10
319#define E1000_MNG_DHCP_COOKIE_OFFSET 0x6F0
320#define E1000_MNG_DHCP_COOKIE_LENGTH 0x10
321#define E1000_MNG_IAMT_MODE 0x3
322#define E1000_MNG_ICH_IAMT_MODE 0x2
323#define E1000_IAMT_SIGNATURE 0x544D4149
324
325#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1
326#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT 0x2
327#define E1000_VFTA_ENTRY_SHIFT 0x5
328#define E1000_VFTA_ENTRY_MASK 0x7F
329#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK 0x1F
330
331struct e1000_host_mng_command_header {
332 u8 command_id;
333 u8 checksum;
334 u16 reserved1;
335 u16 reserved2;
336 u16 command_length;
337};
338
339struct e1000_host_mng_command_info {
340 struct e1000_host_mng_command_header command_header;
341 u8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];
342};
343#ifdef __BIG_ENDIAN
344struct e1000_host_mng_dhcp_cookie {
345 u32 signature;
346 u16 vlan_id;
347 u8 reserved0;
348 u8 status;
349 u32 reserved1;
350 u8 checksum;
351 u8 reserved3;
352 u16 reserved2;
353};
354#else
355struct e1000_host_mng_dhcp_cookie {
356 u32 signature;
357 u8 status;
358 u8 reserved0;
359 u16 vlan_id;
360 u32 reserved1;
361 u16 reserved2;
362 u8 reserved3;
363 u8 checksum;
364};
365#endif
366
367bool e1000_check_mng_mode(struct e1000_hw *hw);
368s32 e1000_read_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
369s32 e1000_validate_eeprom_checksum(struct e1000_hw *hw);
370s32 e1000_update_eeprom_checksum(struct e1000_hw *hw);
371s32 e1000_write_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
372s32 e1000_read_mac_addr(struct e1000_hw *hw);
373
374
375u32 e1000_hash_mc_addr(struct e1000_hw *hw, u8 * mc_addr);
376void e1000_mta_set(struct e1000_hw *hw, u32 hash_value);
377void e1000_rar_set(struct e1000_hw *hw, u8 * mc_addr, u32 rar_index);
378void e1000_write_vfta(struct e1000_hw *hw, u32 offset, u32 value);
379
380
381s32 e1000_setup_led(struct e1000_hw *hw);
382s32 e1000_cleanup_led(struct e1000_hw *hw);
383s32 e1000_led_on(struct e1000_hw *hw);
384s32 e1000_led_off(struct e1000_hw *hw);
385s32 e1000_blink_led_start(struct e1000_hw *hw);
386
387
388
389
390void e1000_reset_adaptive(struct e1000_hw *hw);
391void e1000_update_adaptive(struct e1000_hw *hw);
392void e1000_tbi_adjust_stats(struct e1000_hw *hw, struct e1000_hw_stats *stats,
393 u32 frame_len, u8 * mac_addr);
394void e1000_get_bus_info(struct e1000_hw *hw);
395void e1000_pci_set_mwi(struct e1000_hw *hw);
396void e1000_pci_clear_mwi(struct e1000_hw *hw);
397void e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc);
398int e1000_pcix_get_mmrbc(struct e1000_hw *hw);
399
400void e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value);
401
402#define E1000_READ_REG_IO(a, reg) \
403 e1000_read_reg_io((a), E1000_##reg)
404#define E1000_WRITE_REG_IO(a, reg, val) \
405 e1000_write_reg_io((a), E1000_##reg, val)
406
407
408#define E1000_DEV_ID_82542 0x1000
409#define E1000_DEV_ID_82543GC_FIBER 0x1001
410#define E1000_DEV_ID_82543GC_COPPER 0x1004
411#define E1000_DEV_ID_82544EI_COPPER 0x1008
412#define E1000_DEV_ID_82544EI_FIBER 0x1009
413#define E1000_DEV_ID_82544GC_COPPER 0x100C
414#define E1000_DEV_ID_82544GC_LOM 0x100D
415#define E1000_DEV_ID_82540EM 0x100E
416#define E1000_DEV_ID_82540EM_LOM 0x1015
417#define E1000_DEV_ID_82540EP_LOM 0x1016
418#define E1000_DEV_ID_82540EP 0x1017
419#define E1000_DEV_ID_82540EP_LP 0x101E
420#define E1000_DEV_ID_82545EM_COPPER 0x100F
421#define E1000_DEV_ID_82545EM_FIBER 0x1011
422#define E1000_DEV_ID_82545GM_COPPER 0x1026
423#define E1000_DEV_ID_82545GM_FIBER 0x1027
424#define E1000_DEV_ID_82545GM_SERDES 0x1028
425#define E1000_DEV_ID_82546EB_COPPER 0x1010
426#define E1000_DEV_ID_82546EB_FIBER 0x1012
427#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D
428#define E1000_DEV_ID_82541EI 0x1013
429#define E1000_DEV_ID_82541EI_MOBILE 0x1018
430#define E1000_DEV_ID_82541ER_LOM 0x1014
431#define E1000_DEV_ID_82541ER 0x1078
432#define E1000_DEV_ID_82547GI 0x1075
433#define E1000_DEV_ID_82541GI 0x1076
434#define E1000_DEV_ID_82541GI_MOBILE 0x1077
435#define E1000_DEV_ID_82541GI_LF 0x107C
436#define E1000_DEV_ID_82546GB_COPPER 0x1079
437#define E1000_DEV_ID_82546GB_FIBER 0x107A
438#define E1000_DEV_ID_82546GB_SERDES 0x107B
439#define E1000_DEV_ID_82546GB_PCIE 0x108A
440#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099
441#define E1000_DEV_ID_82547EI 0x1019
442#define E1000_DEV_ID_82547EI_MOBILE 0x101A
443#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5
444
445#define NODE_ADDRESS_SIZE 6
446#define ETH_LENGTH_OF_ADDRESS 6
447
448
449#define MAC_DECODE_SIZE (128 * 1024)
450
451#define E1000_82542_2_0_REV_ID 2
452#define E1000_82542_2_1_REV_ID 3
453#define E1000_REVISION_0 0
454#define E1000_REVISION_1 1
455#define E1000_REVISION_2 2
456#define E1000_REVISION_3 3
457
458#define SPEED_10 10
459#define SPEED_100 100
460#define SPEED_1000 1000
461#define HALF_DUPLEX 1
462#define FULL_DUPLEX 2
463
464
465#define ENET_HEADER_SIZE 14
466#define MINIMUM_ETHERNET_FRAME_SIZE 64
467#define ETHERNET_FCS_SIZE 4
468#define MINIMUM_ETHERNET_PACKET_SIZE \
469 (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)
470#define CRC_LENGTH ETHERNET_FCS_SIZE
471#define MAX_JUMBO_FRAME_SIZE 0x3F00
472
473
474#define VLAN_TAG_SIZE 4
475
476
477#define ETHERNET_IEEE_VLAN_TYPE 0x8100
478#define ETHERNET_IP_TYPE 0x0800
479#define ETHERNET_ARP_TYPE 0x0806
480
481
482#define IP_PROTOCOL_TCP 6
483#define IP_PROTOCOL_UDP 0x11
484
485
486
487
488
489
490#define POLL_IMS_ENABLE_MASK ( \
491 E1000_IMS_RXDMT0 | \
492 E1000_IMS_RXSEQ)
493
494
495
496
497
498
499
500
501
502#define IMS_ENABLE_MASK ( \
503 E1000_IMS_RXT0 | \
504 E1000_IMS_TXDW | \
505 E1000_IMS_RXDMT0 | \
506 E1000_IMS_RXSEQ | \
507 E1000_IMS_LSC)
508
509
510
511
512
513
514#define E1000_RAR_ENTRIES 15
515
516#define MIN_NUMBER_OF_DESCRIPTORS 8
517#define MAX_NUMBER_OF_DESCRIPTORS 0xFFF8
518
519
520struct e1000_rx_desc {
521 __le64 buffer_addr;
522 __le16 length;
523 __le16 csum;
524 u8 status;
525 u8 errors;
526 __le16 special;
527};
528
529
530union e1000_rx_desc_extended {
531 struct {
532 __le64 buffer_addr;
533 __le64 reserved;
534 } read;
535 struct {
536 struct {
537 __le32 mrq;
538 union {
539 __le32 rss;
540 struct {
541 __le16 ip_id;
542 __le16 csum;
543 } csum_ip;
544 } hi_dword;
545 } lower;
546 struct {
547 __le32 status_error;
548 __le16 length;
549 __le16 vlan;
550 } upper;
551 } wb;
552};
553
554#define MAX_PS_BUFFERS 4
555
556union e1000_rx_desc_packet_split {
557 struct {
558
559 __le64 buffer_addr[MAX_PS_BUFFERS];
560 } read;
561 struct {
562 struct {
563 __le32 mrq;
564 union {
565 __le32 rss;
566 struct {
567 __le16 ip_id;
568 __le16 csum;
569 } csum_ip;
570 } hi_dword;
571 } lower;
572 struct {
573 __le32 status_error;
574 __le16 length0;
575 __le16 vlan;
576 } middle;
577 struct {
578 __le16 header_status;
579 __le16 length[3];
580 } upper;
581 __le64 reserved;
582 } wb;
583};
584
585
586#define E1000_RXD_STAT_DD 0x01
587#define E1000_RXD_STAT_EOP 0x02
588#define E1000_RXD_STAT_IXSM 0x04
589#define E1000_RXD_STAT_VP 0x08
590#define E1000_RXD_STAT_UDPCS 0x10
591#define E1000_RXD_STAT_TCPCS 0x20
592#define E1000_RXD_STAT_IPCS 0x40
593#define E1000_RXD_STAT_PIF 0x80
594#define E1000_RXD_STAT_IPIDV 0x200
595#define E1000_RXD_STAT_UDPV 0x400
596#define E1000_RXD_STAT_ACK 0x8000
597#define E1000_RXD_ERR_CE 0x01
598#define E1000_RXD_ERR_SE 0x02
599#define E1000_RXD_ERR_SEQ 0x04
600#define E1000_RXD_ERR_CXE 0x10
601#define E1000_RXD_ERR_TCPE 0x20
602#define E1000_RXD_ERR_IPE 0x40
603#define E1000_RXD_ERR_RXE 0x80
604#define E1000_RXD_SPC_VLAN_MASK 0x0FFF
605#define E1000_RXD_SPC_PRI_MASK 0xE000
606#define E1000_RXD_SPC_PRI_SHIFT 13
607#define E1000_RXD_SPC_CFI_MASK 0x1000
608#define E1000_RXD_SPC_CFI_SHIFT 12
609
610#define E1000_RXDEXT_STATERR_CE 0x01000000
611#define E1000_RXDEXT_STATERR_SE 0x02000000
612#define E1000_RXDEXT_STATERR_SEQ 0x04000000
613#define E1000_RXDEXT_STATERR_CXE 0x10000000
614#define E1000_RXDEXT_STATERR_TCPE 0x20000000
615#define E1000_RXDEXT_STATERR_IPE 0x40000000
616#define E1000_RXDEXT_STATERR_RXE 0x80000000
617
618#define E1000_RXDPS_HDRSTAT_HDRSP 0x00008000
619#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF
620
621
622#define E1000_RXD_ERR_FRAME_ERR_MASK ( \
623 E1000_RXD_ERR_CE | \
624 E1000_RXD_ERR_SE | \
625 E1000_RXD_ERR_SEQ | \
626 E1000_RXD_ERR_CXE | \
627 E1000_RXD_ERR_RXE)
628
629
630#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
631 E1000_RXDEXT_STATERR_CE | \
632 E1000_RXDEXT_STATERR_SE | \
633 E1000_RXDEXT_STATERR_SEQ | \
634 E1000_RXDEXT_STATERR_CXE | \
635 E1000_RXDEXT_STATERR_RXE)
636
637
638struct e1000_tx_desc {
639 __le64 buffer_addr;
640 union {
641 __le32 data;
642 struct {
643 __le16 length;
644 u8 cso;
645 u8 cmd;
646 } flags;
647 } lower;
648 union {
649 __le32 data;
650 struct {
651 u8 status;
652 u8 css;
653 __le16 special;
654 } fields;
655 } upper;
656};
657
658
659#define E1000_TXD_DTYP_D 0x00100000
660#define E1000_TXD_DTYP_C 0x00000000
661#define E1000_TXD_POPTS_IXSM 0x01
662#define E1000_TXD_POPTS_TXSM 0x02
663#define E1000_TXD_CMD_EOP 0x01000000
664#define E1000_TXD_CMD_IFCS 0x02000000
665#define E1000_TXD_CMD_IC 0x04000000
666#define E1000_TXD_CMD_RS 0x08000000
667#define E1000_TXD_CMD_RPS 0x10000000
668#define E1000_TXD_CMD_DEXT 0x20000000
669#define E1000_TXD_CMD_VLE 0x40000000
670#define E1000_TXD_CMD_IDE 0x80000000
671#define E1000_TXD_STAT_DD 0x00000001
672#define E1000_TXD_STAT_EC 0x00000002
673#define E1000_TXD_STAT_LC 0x00000004
674#define E1000_TXD_STAT_TU 0x00000008
675#define E1000_TXD_CMD_TCP 0x01000000
676#define E1000_TXD_CMD_IP 0x02000000
677#define E1000_TXD_CMD_TSE 0x04000000
678#define E1000_TXD_STAT_TC 0x00000004
679
680
681struct e1000_context_desc {
682 union {
683 __le32 ip_config;
684 struct {
685 u8 ipcss;
686 u8 ipcso;
687 __le16 ipcse;
688 } ip_fields;
689 } lower_setup;
690 union {
691 __le32 tcp_config;
692 struct {
693 u8 tucss;
694 u8 tucso;
695 __le16 tucse;
696 } tcp_fields;
697 } upper_setup;
698 __le32 cmd_and_length;
699 union {
700 __le32 data;
701 struct {
702 u8 status;
703 u8 hdr_len;
704 __le16 mss;
705 } fields;
706 } tcp_seg_setup;
707};
708
709
710struct e1000_data_desc {
711 __le64 buffer_addr;
712 union {
713 __le32 data;
714 struct {
715 __le16 length;
716 u8 typ_len_ext;
717 u8 cmd;
718 } flags;
719 } lower;
720 union {
721 __le32 data;
722 struct {
723 u8 status;
724 u8 popts;
725 __le16 special;
726 } fields;
727 } upper;
728};
729
730
731#define E1000_NUM_UNICAST 16
732#define E1000_MC_TBL_SIZE 128
733#define E1000_VLAN_FILTER_TBL_SIZE 128
734
735
736struct e1000_rar {
737 volatile __le32 low;
738 volatile __le32 high;
739};
740
741
742#define E1000_NUM_MTA_REGISTERS 128
743
744
745struct e1000_ipv4_at_entry {
746 volatile u32 ipv4_addr;
747 volatile u32 reserved;
748};
749
750
751#define E1000_WAKEUP_IP_ADDRESS_COUNT_MAX 4
752#define E1000_IP4AT_SIZE E1000_WAKEUP_IP_ADDRESS_COUNT_MAX
753#define E1000_IP6AT_SIZE 1
754
755
756struct e1000_ipv6_at_entry {
757 volatile u8 ipv6_addr[16];
758};
759
760
761struct e1000_fflt_entry {
762 volatile u32 length;
763 volatile u32 reserved;
764};
765
766
767struct e1000_ffmt_entry {
768 volatile u32 mask;
769 volatile u32 reserved;
770};
771
772
773struct e1000_ffvt_entry {
774 volatile u32 value;
775 volatile u32 reserved;
776};
777
778
779#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4
780
781
782#define E1000_FLEXIBLE_FILTER_SIZE_MAX 128
783
784#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX
785#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
786#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
787
788#define E1000_DISABLE_SERDES_LOOPBACK 0x0400
789
790
791
792
793
794
795
796
797
798
799
800
801
802#define E1000_CTRL 0x00000
803#define E1000_CTRL_DUP 0x00004
804#define E1000_STATUS 0x00008
805#define E1000_EECD 0x00010
806#define E1000_EERD 0x00014
807#define E1000_CTRL_EXT 0x00018
808#define E1000_FLA 0x0001C
809#define E1000_MDIC 0x00020
810#define E1000_SCTL 0x00024
811#define E1000_FEXTNVM 0x00028
812#define E1000_FCAL 0x00028
813#define E1000_FCAH 0x0002C
814#define E1000_FCT 0x00030
815#define E1000_VET 0x00038
816#define E1000_ICR 0x000C0
817#define E1000_ITR 0x000C4
818#define E1000_ICS 0x000C8
819#define E1000_IMS 0x000D0
820#define E1000_IMC 0x000D8
821#define E1000_IAM 0x000E0
822#define E1000_RCTL 0x00100
823#define E1000_RDTR1 0x02820
824#define E1000_RDBAL1 0x02900
825#define E1000_RDBAH1 0x02904
826#define E1000_RDLEN1 0x02908
827#define E1000_RDH1 0x02910
828#define E1000_RDT1 0x02918
829#define E1000_FCTTV 0x00170
830#define E1000_TXCW 0x00178
831#define E1000_RXCW 0x00180
832#define E1000_TCTL 0x00400
833#define E1000_TCTL_EXT 0x00404
834#define E1000_TIPG 0x00410
835#define E1000_TBT 0x00448
836#define E1000_AIT 0x00458
837#define E1000_LEDCTL 0x00E00
838#define E1000_EXTCNF_CTRL 0x00F00
839#define E1000_EXTCNF_SIZE 0x00F08
840#define E1000_PHY_CTRL 0x00F10
841#define FEXTNVM_SW_CONFIG 0x0001
842#define E1000_PBA 0x01000
843#define E1000_PBS 0x01008
844#define E1000_EEMNGCTL 0x01010
845#define E1000_FLASH_UPDATES 1000
846#define E1000_EEARBC 0x01024
847#define E1000_FLASHT 0x01028
848#define E1000_EEWR 0x0102C
849#define E1000_FLSWCTL 0x01030
850#define E1000_FLSWDATA 0x01034
851#define E1000_FLSWCNT 0x01038
852#define E1000_FLOP 0x0103C
853#define E1000_ERT 0x02008
854#define E1000_FCRTL 0x02160
855#define E1000_FCRTH 0x02168
856#define E1000_PSRCTL 0x02170
857#define E1000_RDBAL 0x02800
858#define E1000_RDBAH 0x02804
859#define E1000_RDLEN 0x02808
860#define E1000_RDH 0x02810
861#define E1000_RDT 0x02818
862#define E1000_RDTR 0x02820
863#define E1000_RDBAL0 E1000_RDBAL
864#define E1000_RDBAH0 E1000_RDBAH
865#define E1000_RDLEN0 E1000_RDLEN
866#define E1000_RDH0 E1000_RDH
867#define E1000_RDT0 E1000_RDT
868#define E1000_RDTR0 E1000_RDTR
869#define E1000_RXDCTL 0x02828
870#define E1000_RXDCTL1 0x02928
871#define E1000_RADV 0x0282C
872#define E1000_RSRPD 0x02C00
873#define E1000_RAID 0x02C08
874#define E1000_TXDMAC 0x03000
875#define E1000_KABGTXD 0x03004
876#define E1000_TDFH 0x03410
877#define E1000_TDFT 0x03418
878#define E1000_TDFHS 0x03420
879#define E1000_TDFTS 0x03428
880#define E1000_TDFPC 0x03430
881#define E1000_TDBAL 0x03800
882#define E1000_TDBAH 0x03804
883#define E1000_TDLEN 0x03808
884#define E1000_TDH 0x03810
885#define E1000_TDT 0x03818
886#define E1000_TIDV 0x03820
887#define E1000_TXDCTL 0x03828
888#define E1000_TADV 0x0382C
889#define E1000_TSPMT 0x03830
890#define E1000_TARC0 0x03840
891#define E1000_TDBAL1 0x03900
892#define E1000_TDBAH1 0x03904
893#define E1000_TDLEN1 0x03908
894#define E1000_TDH1 0x03910
895#define E1000_TDT1 0x03918
896#define E1000_TXDCTL1 0x03928
897#define E1000_TARC1 0x03940
898#define E1000_CRCERRS 0x04000
899#define E1000_ALGNERRC 0x04004
900#define E1000_SYMERRS 0x04008
901#define E1000_RXERRC 0x0400C
902#define E1000_MPC 0x04010
903#define E1000_SCC 0x04014
904#define E1000_ECOL 0x04018
905#define E1000_MCC 0x0401C
906#define E1000_LATECOL 0x04020
907#define E1000_COLC 0x04028
908#define E1000_DC 0x04030
909#define E1000_TNCRS 0x04034
910#define E1000_SEC 0x04038
911#define E1000_CEXTERR 0x0403C
912#define E1000_RLEC 0x04040
913#define E1000_XONRXC 0x04048
914#define E1000_XONTXC 0x0404C
915#define E1000_XOFFRXC 0x04050
916#define E1000_XOFFTXC 0x04054
917#define E1000_FCRUC 0x04058
918#define E1000_PRC64 0x0405C
919#define E1000_PRC127 0x04060
920#define E1000_PRC255 0x04064
921#define E1000_PRC511 0x04068
922#define E1000_PRC1023 0x0406C
923#define E1000_PRC1522 0x04070
924#define E1000_GPRC 0x04074
925#define E1000_BPRC 0x04078
926#define E1000_MPRC 0x0407C
927#define E1000_GPTC 0x04080
928#define E1000_GORCL 0x04088
929#define E1000_GORCH 0x0408C
930#define E1000_GOTCL 0x04090
931#define E1000_GOTCH 0x04094
932#define E1000_RNBC 0x040A0
933#define E1000_RUC 0x040A4
934#define E1000_RFC 0x040A8
935#define E1000_ROC 0x040AC
936#define E1000_RJC 0x040B0
937#define E1000_MGTPRC 0x040B4
938#define E1000_MGTPDC 0x040B8
939#define E1000_MGTPTC 0x040BC
940#define E1000_TORL 0x040C0
941#define E1000_TORH 0x040C4
942#define E1000_TOTL 0x040C8
943#define E1000_TOTH 0x040CC
944#define E1000_TPR 0x040D0
945#define E1000_TPT 0x040D4
946#define E1000_PTC64 0x040D8
947#define E1000_PTC127 0x040DC
948#define E1000_PTC255 0x040E0
949#define E1000_PTC511 0x040E4
950#define E1000_PTC1023 0x040E8
951#define E1000_PTC1522 0x040EC
952#define E1000_MPTC 0x040F0
953#define E1000_BPTC 0x040F4
954#define E1000_TSCTC 0x040F8
955#define E1000_TSCTFC 0x040FC
956#define E1000_IAC 0x04100
957#define E1000_ICRXPTC 0x04104
958#define E1000_ICRXATC 0x04108
959#define E1000_ICTXPTC 0x0410C
960#define E1000_ICTXATC 0x04110
961#define E1000_ICTXQEC 0x04118
962#define E1000_ICTXQMTC 0x0411C
963#define E1000_ICRXDMTC 0x04120
964#define E1000_ICRXOC 0x04124
965#define E1000_RXCSUM 0x05000
966#define E1000_RFCTL 0x05008
967#define E1000_MTA 0x05200
968#define E1000_RA 0x05400
969#define E1000_VFTA 0x05600
970#define E1000_WUC 0x05800
971#define E1000_WUFC 0x05808
972#define E1000_WUS 0x05810
973#define E1000_MANC 0x05820
974#define E1000_IPAV 0x05838
975#define E1000_IP4AT 0x05840
976#define E1000_IP6AT 0x05880
977#define E1000_WUPL 0x05900
978#define E1000_WUPM 0x05A00
979#define E1000_FFLT 0x05F00
980#define E1000_HOST_IF 0x08800
981#define E1000_FFMT 0x09000
982#define E1000_FFVT 0x09800
983
984#define E1000_KUMCTRLSTA 0x00034
985#define E1000_MDPHYA 0x0003C
986#define E1000_MANC2H 0x05860
987#define E1000_SW_FW_SYNC 0x05B5C
988
989#define E1000_GCR 0x05B00
990#define E1000_GSCL_1 0x05B10
991#define E1000_GSCL_2 0x05B14
992#define E1000_GSCL_3 0x05B18
993#define E1000_GSCL_4 0x05B1C
994#define E1000_FACTPS 0x05B30
995#define E1000_SWSM 0x05B50
996#define E1000_FWSM 0x05B54
997#define E1000_FFLT_DBG 0x05F04
998#define E1000_HICR 0x08F00
999
1000
1001#define E1000_CPUVEC 0x02C10
1002#define E1000_MRQC 0x05818
1003#define E1000_RETA 0x05C00
1004#define E1000_RSSRK 0x05C80
1005#define E1000_RSSIM 0x05864
1006#define E1000_RSSIR 0x05868
1007
1008
1009
1010
1011
1012
1013#define E1000_82542_CTRL E1000_CTRL
1014#define E1000_82542_CTRL_DUP E1000_CTRL_DUP
1015#define E1000_82542_STATUS E1000_STATUS
1016#define E1000_82542_EECD E1000_EECD
1017#define E1000_82542_EERD E1000_EERD
1018#define E1000_82542_CTRL_EXT E1000_CTRL_EXT
1019#define E1000_82542_FLA E1000_FLA
1020#define E1000_82542_MDIC E1000_MDIC
1021#define E1000_82542_SCTL E1000_SCTL
1022#define E1000_82542_FEXTNVM E1000_FEXTNVM
1023#define E1000_82542_FCAL E1000_FCAL
1024#define E1000_82542_FCAH E1000_FCAH
1025#define E1000_82542_FCT E1000_FCT
1026#define E1000_82542_VET E1000_VET
1027#define E1000_82542_RA 0x00040
1028#define E1000_82542_ICR E1000_ICR
1029#define E1000_82542_ITR E1000_ITR
1030#define E1000_82542_ICS E1000_ICS
1031#define E1000_82542_IMS E1000_IMS
1032#define E1000_82542_IMC E1000_IMC
1033#define E1000_82542_RCTL E1000_RCTL
1034#define E1000_82542_RDTR 0x00108
1035#define E1000_82542_RDBAL 0x00110
1036#define E1000_82542_RDBAH 0x00114
1037#define E1000_82542_RDLEN 0x00118
1038#define E1000_82542_RDH 0x00120
1039#define E1000_82542_RDT 0x00128
1040#define E1000_82542_RDTR0 E1000_82542_RDTR
1041#define E1000_82542_RDBAL0 E1000_82542_RDBAL
1042#define E1000_82542_RDBAH0 E1000_82542_RDBAH
1043#define E1000_82542_RDLEN0 E1000_82542_RDLEN
1044#define E1000_82542_RDH0 E1000_82542_RDH
1045#define E1000_82542_RDT0 E1000_82542_RDT
1046#define E1000_82542_SRRCTL(_n) (0x280C + ((_n) << 8))
1047
1048#define E1000_82542_DCA_RXCTRL(_n) (0x02814 + ((_n) << 8))
1049#define E1000_82542_RDBAH3 0x02B04
1050#define E1000_82542_RDBAL3 0x02B00
1051#define E1000_82542_RDLEN3 0x02B08
1052#define E1000_82542_RDH3 0x02B10
1053#define E1000_82542_RDT3 0x02B18
1054#define E1000_82542_RDBAL2 0x02A00
1055#define E1000_82542_RDBAH2 0x02A04
1056#define E1000_82542_RDLEN2 0x02A08
1057#define E1000_82542_RDH2 0x02A10
1058#define E1000_82542_RDT2 0x02A18
1059#define E1000_82542_RDTR1 0x00130
1060#define E1000_82542_RDBAL1 0x00138
1061#define E1000_82542_RDBAH1 0x0013C
1062#define E1000_82542_RDLEN1 0x00140
1063#define E1000_82542_RDH1 0x00148
1064#define E1000_82542_RDT1 0x00150
1065#define E1000_82542_FCRTH 0x00160
1066#define E1000_82542_FCRTL 0x00168
1067#define E1000_82542_FCTTV E1000_FCTTV
1068#define E1000_82542_TXCW E1000_TXCW
1069#define E1000_82542_RXCW E1000_RXCW
1070#define E1000_82542_MTA 0x00200
1071#define E1000_82542_TCTL E1000_TCTL
1072#define E1000_82542_TCTL_EXT E1000_TCTL_EXT
1073#define E1000_82542_TIPG E1000_TIPG
1074#define E1000_82542_TDBAL 0x00420
1075#define E1000_82542_TDBAH 0x00424
1076#define E1000_82542_TDLEN 0x00428
1077#define E1000_82542_TDH 0x00430
1078#define E1000_82542_TDT 0x00438
1079#define E1000_82542_TIDV 0x00440
1080#define E1000_82542_TBT E1000_TBT
1081#define E1000_82542_AIT E1000_AIT
1082#define E1000_82542_VFTA 0x00600
1083#define E1000_82542_LEDCTL E1000_LEDCTL
1084#define E1000_82542_PBA E1000_PBA
1085#define E1000_82542_PBS E1000_PBS
1086#define E1000_82542_EEMNGCTL E1000_EEMNGCTL
1087#define E1000_82542_EEARBC E1000_EEARBC
1088#define E1000_82542_FLASHT E1000_FLASHT
1089#define E1000_82542_EEWR E1000_EEWR
1090#define E1000_82542_FLSWCTL E1000_FLSWCTL
1091#define E1000_82542_FLSWDATA E1000_FLSWDATA
1092#define E1000_82542_FLSWCNT E1000_FLSWCNT
1093#define E1000_82542_FLOP E1000_FLOP
1094#define E1000_82542_EXTCNF_CTRL E1000_EXTCNF_CTRL
1095#define E1000_82542_EXTCNF_SIZE E1000_EXTCNF_SIZE
1096#define E1000_82542_PHY_CTRL E1000_PHY_CTRL
1097#define E1000_82542_ERT E1000_ERT
1098#define E1000_82542_RXDCTL E1000_RXDCTL
1099#define E1000_82542_RXDCTL1 E1000_RXDCTL1
1100#define E1000_82542_RADV E1000_RADV
1101#define E1000_82542_RSRPD E1000_RSRPD
1102#define E1000_82542_TXDMAC E1000_TXDMAC
1103#define E1000_82542_KABGTXD E1000_KABGTXD
1104#define E1000_82542_TDFHS E1000_TDFHS
1105#define E1000_82542_TDFTS E1000_TDFTS
1106#define E1000_82542_TDFPC E1000_TDFPC
1107#define E1000_82542_TXDCTL E1000_TXDCTL
1108#define E1000_82542_TADV E1000_TADV
1109#define E1000_82542_TSPMT E1000_TSPMT
1110#define E1000_82542_CRCERRS E1000_CRCERRS
1111#define E1000_82542_ALGNERRC E1000_ALGNERRC
1112#define E1000_82542_SYMERRS E1000_SYMERRS
1113#define E1000_82542_RXERRC E1000_RXERRC
1114#define E1000_82542_MPC E1000_MPC
1115#define E1000_82542_SCC E1000_SCC
1116#define E1000_82542_ECOL E1000_ECOL
1117#define E1000_82542_MCC E1000_MCC
1118#define E1000_82542_LATECOL E1000_LATECOL
1119#define E1000_82542_COLC E1000_COLC
1120#define E1000_82542_DC E1000_DC
1121#define E1000_82542_TNCRS E1000_TNCRS
1122#define E1000_82542_SEC E1000_SEC
1123#define E1000_82542_CEXTERR E1000_CEXTERR
1124#define E1000_82542_RLEC E1000_RLEC
1125#define E1000_82542_XONRXC E1000_XONRXC
1126#define E1000_82542_XONTXC E1000_XONTXC
1127#define E1000_82542_XOFFRXC E1000_XOFFRXC
1128#define E1000_82542_XOFFTXC E1000_XOFFTXC
1129#define E1000_82542_FCRUC E1000_FCRUC
1130#define E1000_82542_PRC64 E1000_PRC64
1131#define E1000_82542_PRC127 E1000_PRC127
1132#define E1000_82542_PRC255 E1000_PRC255
1133#define E1000_82542_PRC511 E1000_PRC511
1134#define E1000_82542_PRC1023 E1000_PRC1023
1135#define E1000_82542_PRC1522 E1000_PRC1522
1136#define E1000_82542_GPRC E1000_GPRC
1137#define E1000_82542_BPRC E1000_BPRC
1138#define E1000_82542_MPRC E1000_MPRC
1139#define E1000_82542_GPTC E1000_GPTC
1140#define E1000_82542_GORCL E1000_GORCL
1141#define E1000_82542_GORCH E1000_GORCH
1142#define E1000_82542_GOTCL E1000_GOTCL
1143#define E1000_82542_GOTCH E1000_GOTCH
1144#define E1000_82542_RNBC E1000_RNBC
1145#define E1000_82542_RUC E1000_RUC
1146#define E1000_82542_RFC E1000_RFC
1147#define E1000_82542_ROC E1000_ROC
1148#define E1000_82542_RJC E1000_RJC
1149#define E1000_82542_MGTPRC E1000_MGTPRC
1150#define E1000_82542_MGTPDC E1000_MGTPDC
1151#define E1000_82542_MGTPTC E1000_MGTPTC
1152#define E1000_82542_TORL E1000_TORL
1153#define E1000_82542_TORH E1000_TORH
1154#define E1000_82542_TOTL E1000_TOTL
1155#define E1000_82542_TOTH E1000_TOTH
1156#define E1000_82542_TPR E1000_TPR
1157#define E1000_82542_TPT E1000_TPT
1158#define E1000_82542_PTC64 E1000_PTC64
1159#define E1000_82542_PTC127 E1000_PTC127
1160#define E1000_82542_PTC255 E1000_PTC255
1161#define E1000_82542_PTC511 E1000_PTC511
1162#define E1000_82542_PTC1023 E1000_PTC1023
1163#define E1000_82542_PTC1522 E1000_PTC1522
1164#define E1000_82542_MPTC E1000_MPTC
1165#define E1000_82542_BPTC E1000_BPTC
1166#define E1000_82542_TSCTC E1000_TSCTC
1167#define E1000_82542_TSCTFC E1000_TSCTFC
1168#define E1000_82542_RXCSUM E1000_RXCSUM
1169#define E1000_82542_WUC E1000_WUC
1170#define E1000_82542_WUFC E1000_WUFC
1171#define E1000_82542_WUS E1000_WUS
1172#define E1000_82542_MANC E1000_MANC
1173#define E1000_82542_IPAV E1000_IPAV
1174#define E1000_82542_IP4AT E1000_IP4AT
1175#define E1000_82542_IP6AT E1000_IP6AT
1176#define E1000_82542_WUPL E1000_WUPL
1177#define E1000_82542_WUPM E1000_WUPM
1178#define E1000_82542_FFLT E1000_FFLT
1179#define E1000_82542_TDFH 0x08010
1180#define E1000_82542_TDFT 0x08018
1181#define E1000_82542_FFMT E1000_FFMT
1182#define E1000_82542_FFVT E1000_FFVT
1183#define E1000_82542_HOST_IF E1000_HOST_IF
1184#define E1000_82542_IAM E1000_IAM
1185#define E1000_82542_EEMNGCTL E1000_EEMNGCTL
1186#define E1000_82542_PSRCTL E1000_PSRCTL
1187#define E1000_82542_RAID E1000_RAID
1188#define E1000_82542_TARC0 E1000_TARC0
1189#define E1000_82542_TDBAL1 E1000_TDBAL1
1190#define E1000_82542_TDBAH1 E1000_TDBAH1
1191#define E1000_82542_TDLEN1 E1000_TDLEN1
1192#define E1000_82542_TDH1 E1000_TDH1
1193#define E1000_82542_TDT1 E1000_TDT1
1194#define E1000_82542_TXDCTL1 E1000_TXDCTL1
1195#define E1000_82542_TARC1 E1000_TARC1
1196#define E1000_82542_RFCTL E1000_RFCTL
1197#define E1000_82542_GCR E1000_GCR
1198#define E1000_82542_GSCL_1 E1000_GSCL_1
1199#define E1000_82542_GSCL_2 E1000_GSCL_2
1200#define E1000_82542_GSCL_3 E1000_GSCL_3
1201#define E1000_82542_GSCL_4 E1000_GSCL_4
1202#define E1000_82542_FACTPS E1000_FACTPS
1203#define E1000_82542_SWSM E1000_SWSM
1204#define E1000_82542_FWSM E1000_FWSM
1205#define E1000_82542_FFLT_DBG E1000_FFLT_DBG
1206#define E1000_82542_IAC E1000_IAC
1207#define E1000_82542_ICRXPTC E1000_ICRXPTC
1208#define E1000_82542_ICRXATC E1000_ICRXATC
1209#define E1000_82542_ICTXPTC E1000_ICTXPTC
1210#define E1000_82542_ICTXATC E1000_ICTXATC
1211#define E1000_82542_ICTXQEC E1000_ICTXQEC
1212#define E1000_82542_ICTXQMTC E1000_ICTXQMTC
1213#define E1000_82542_ICRXDMTC E1000_ICRXDMTC
1214#define E1000_82542_ICRXOC E1000_ICRXOC
1215#define E1000_82542_HICR E1000_HICR
1216
1217#define E1000_82542_CPUVEC E1000_CPUVEC
1218#define E1000_82542_MRQC E1000_MRQC
1219#define E1000_82542_RETA E1000_RETA
1220#define E1000_82542_RSSRK E1000_RSSRK
1221#define E1000_82542_RSSIM E1000_RSSIM
1222#define E1000_82542_RSSIR E1000_RSSIR
1223#define E1000_82542_KUMCTRLSTA E1000_KUMCTRLSTA
1224#define E1000_82542_SW_FW_SYNC E1000_SW_FW_SYNC
1225
1226
1227struct e1000_hw_stats {
1228 u64 crcerrs;
1229 u64 algnerrc;
1230 u64 symerrs;
1231 u64 rxerrc;
1232 u64 txerrc;
1233 u64 mpc;
1234 u64 scc;
1235 u64 ecol;
1236 u64 mcc;
1237 u64 latecol;
1238 u64 colc;
1239 u64 dc;
1240 u64 tncrs;
1241 u64 sec;
1242 u64 cexterr;
1243 u64 rlec;
1244 u64 xonrxc;
1245 u64 xontxc;
1246 u64 xoffrxc;
1247 u64 xofftxc;
1248 u64 fcruc;
1249 u64 prc64;
1250 u64 prc127;
1251 u64 prc255;
1252 u64 prc511;
1253 u64 prc1023;
1254 u64 prc1522;
1255 u64 gprc;
1256 u64 bprc;
1257 u64 mprc;
1258 u64 gptc;
1259 u64 gorcl;
1260 u64 gorch;
1261 u64 gotcl;
1262 u64 gotch;
1263 u64 rnbc;
1264 u64 ruc;
1265 u64 rfc;
1266 u64 roc;
1267 u64 rlerrc;
1268 u64 rjc;
1269 u64 mgprc;
1270 u64 mgpdc;
1271 u64 mgptc;
1272 u64 torl;
1273 u64 torh;
1274 u64 totl;
1275 u64 toth;
1276 u64 tpr;
1277 u64 tpt;
1278 u64 ptc64;
1279 u64 ptc127;
1280 u64 ptc255;
1281 u64 ptc511;
1282 u64 ptc1023;
1283 u64 ptc1522;
1284 u64 mptc;
1285 u64 bptc;
1286 u64 tsctc;
1287 u64 tsctfc;
1288 u64 iac;
1289 u64 icrxptc;
1290 u64 icrxatc;
1291 u64 ictxptc;
1292 u64 ictxatc;
1293 u64 ictxqec;
1294 u64 ictxqmtc;
1295 u64 icrxdmtc;
1296 u64 icrxoc;
1297};
1298
1299
1300struct e1000_hw {
1301 u8 __iomem *hw_addr;
1302 u8 __iomem *flash_address;
1303 e1000_mac_type mac_type;
1304 e1000_phy_type phy_type;
1305 u32 phy_init_script;
1306 e1000_media_type media_type;
1307 void *back;
1308 struct e1000_shadow_ram *eeprom_shadow_ram;
1309 u32 flash_bank_size;
1310 u32 flash_base_addr;
1311 e1000_fc_type fc;
1312 e1000_bus_speed bus_speed;
1313 e1000_bus_width bus_width;
1314 e1000_bus_type bus_type;
1315 struct e1000_eeprom_info eeprom;
1316 e1000_ms_type master_slave;
1317 e1000_ms_type original_master_slave;
1318 e1000_ffe_config ffe_config_state;
1319 u32 asf_firmware_present;
1320 u32 eeprom_semaphore_present;
1321 unsigned long io_base;
1322 u32 phy_id;
1323 u32 phy_revision;
1324 u32 phy_addr;
1325 u32 original_fc;
1326 u32 txcw;
1327 u32 autoneg_failed;
1328 u32 max_frame_size;
1329 u32 min_frame_size;
1330 u32 mc_filter_type;
1331 u32 num_mc_addrs;
1332 u32 collision_delta;
1333 u32 tx_packet_delta;
1334 u32 ledctl_default;
1335 u32 ledctl_mode1;
1336 u32 ledctl_mode2;
1337 bool tx_pkt_filtering;
1338 struct e1000_host_mng_dhcp_cookie mng_cookie;
1339 u16 phy_spd_default;
1340 u16 autoneg_advertised;
1341 u16 pci_cmd_word;
1342 u16 fc_high_water;
1343 u16 fc_low_water;
1344 u16 fc_pause_time;
1345 u16 current_ifs_val;
1346 u16 ifs_min_val;
1347 u16 ifs_max_val;
1348 u16 ifs_step_size;
1349 u16 ifs_ratio;
1350 u16 device_id;
1351 u16 vendor_id;
1352 u16 subsystem_id;
1353 u16 subsystem_vendor_id;
1354 u8 revision_id;
1355 u8 autoneg;
1356 u8 mdix;
1357 u8 forced_speed_duplex;
1358 u8 wait_autoneg_complete;
1359 u8 dma_fairness;
1360 u8 mac_addr[NODE_ADDRESS_SIZE];
1361 u8 perm_mac_addr[NODE_ADDRESS_SIZE];
1362 bool disable_polarity_correction;
1363 bool speed_downgraded;
1364 e1000_smart_speed smart_speed;
1365 e1000_dsp_config dsp_config_state;
1366 bool get_link_status;
1367 bool serdes_has_link;
1368 bool tbi_compatibility_en;
1369 bool tbi_compatibility_on;
1370 bool laa_is_present;
1371 bool phy_reset_disable;
1372 bool initialize_hw_bits_disable;
1373 bool fc_send_xon;
1374 bool fc_strict_ieee;
1375 bool report_tx_early;
1376 bool adaptive_ifs;
1377 bool ifs_params_forced;
1378 bool in_ifs_mode;
1379 bool mng_reg_access_disabled;
1380 bool leave_av_bit_off;
1381 bool bad_tx_carr_stats_fd;
1382 bool has_smbus;
1383};
1384
1385#define E1000_EEPROM_SWDPIN0 0x0001
1386#define E1000_EEPROM_LED_LOGIC 0x0020
1387#define E1000_EEPROM_RW_REG_DATA 16
1388#define E1000_EEPROM_RW_REG_DONE 2
1389#define E1000_EEPROM_RW_REG_START 1
1390#define E1000_EEPROM_RW_ADDR_SHIFT 2
1391#define E1000_EEPROM_POLL_WRITE 1
1392#define E1000_EEPROM_POLL_READ 0
1393
1394
1395#define E1000_CTRL_FD 0x00000001
1396#define E1000_CTRL_BEM 0x00000002
1397#define E1000_CTRL_PRIOR 0x00000004
1398#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004
1399#define E1000_CTRL_LRST 0x00000008
1400#define E1000_CTRL_TME 0x00000010
1401#define E1000_CTRL_SLE 0x00000020
1402#define E1000_CTRL_ASDE 0x00000020
1403#define E1000_CTRL_SLU 0x00000040
1404#define E1000_CTRL_ILOS 0x00000080
1405#define E1000_CTRL_SPD_SEL 0x00000300
1406#define E1000_CTRL_SPD_10 0x00000000
1407#define E1000_CTRL_SPD_100 0x00000100
1408#define E1000_CTRL_SPD_1000 0x00000200
1409#define E1000_CTRL_BEM32 0x00000400
1410#define E1000_CTRL_FRCSPD 0x00000800
1411#define E1000_CTRL_FRCDPX 0x00001000
1412#define E1000_CTRL_D_UD_EN 0x00002000
1413#define E1000_CTRL_D_UD_POLARITY 0x00004000
1414#define E1000_CTRL_FORCE_PHY_RESET 0x00008000
1415#define E1000_CTRL_EXT_LINK_EN 0x00010000
1416#define E1000_CTRL_SWDPIN0 0x00040000
1417#define E1000_CTRL_SWDPIN1 0x00080000
1418#define E1000_CTRL_SWDPIN2 0x00100000
1419#define E1000_CTRL_SWDPIN3 0x00200000
1420#define E1000_CTRL_SWDPIO0 0x00400000
1421#define E1000_CTRL_SWDPIO1 0x00800000
1422#define E1000_CTRL_SWDPIO2 0x01000000
1423#define E1000_CTRL_SWDPIO3 0x02000000
1424#define E1000_CTRL_RST 0x04000000
1425#define E1000_CTRL_RFCE 0x08000000
1426#define E1000_CTRL_TFCE 0x10000000
1427#define E1000_CTRL_RTE 0x20000000
1428#define E1000_CTRL_VME 0x40000000
1429#define E1000_CTRL_PHY_RST 0x80000000
1430#define E1000_CTRL_SW2FW_INT 0x02000000
1431
1432
1433#define E1000_STATUS_FD 0x00000001
1434#define E1000_STATUS_LU 0x00000002
1435#define E1000_STATUS_FUNC_MASK 0x0000000C
1436#define E1000_STATUS_FUNC_SHIFT 2
1437#define E1000_STATUS_FUNC_0 0x00000000
1438#define E1000_STATUS_FUNC_1 0x00000004
1439#define E1000_STATUS_TXOFF 0x00000010
1440#define E1000_STATUS_TBIMODE 0x00000020
1441#define E1000_STATUS_SPEED_MASK 0x000000C0
1442#define E1000_STATUS_SPEED_10 0x00000000
1443#define E1000_STATUS_SPEED_100 0x00000040
1444#define E1000_STATUS_SPEED_1000 0x00000080
1445#define E1000_STATUS_LAN_INIT_DONE 0x00000200
1446
1447#define E1000_STATUS_ASDV 0x00000300
1448#define E1000_STATUS_DOCK_CI 0x00000800
1449#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000
1450#define E1000_STATUS_MTXCKOK 0x00000400
1451#define E1000_STATUS_PCI66 0x00000800
1452#define E1000_STATUS_BUS64 0x00001000
1453#define E1000_STATUS_PCIX_MODE 0x00002000
1454#define E1000_STATUS_PCIX_SPEED 0x0000C000
1455#define E1000_STATUS_BMC_SKU_0 0x00100000
1456#define E1000_STATUS_BMC_SKU_1 0x00200000
1457#define E1000_STATUS_BMC_SKU_2 0x00400000
1458#define E1000_STATUS_BMC_CRYPTO 0x00800000
1459#define E1000_STATUS_BMC_LITE 0x01000000
1460#define E1000_STATUS_RGMII_ENABLE 0x02000000
1461#define E1000_STATUS_FUSE_8 0x04000000
1462#define E1000_STATUS_FUSE_9 0x08000000
1463#define E1000_STATUS_SERDES0_DIS 0x10000000
1464#define E1000_STATUS_SERDES1_DIS 0x20000000
1465
1466
1467#define E1000_STATUS_PCIX_SPEED_66 0x00000000
1468#define E1000_STATUS_PCIX_SPEED_100 0x00004000
1469#define E1000_STATUS_PCIX_SPEED_133 0x00008000
1470
1471
1472#define E1000_EECD_SK 0x00000001
1473#define E1000_EECD_CS 0x00000002
1474#define E1000_EECD_DI 0x00000004
1475#define E1000_EECD_DO 0x00000008
1476#define E1000_EECD_FWE_MASK 0x00000030
1477#define E1000_EECD_FWE_DIS 0x00000010
1478#define E1000_EECD_FWE_EN 0x00000020
1479#define E1000_EECD_FWE_SHIFT 4
1480#define E1000_EECD_REQ 0x00000040
1481#define E1000_EECD_GNT 0x00000080
1482#define E1000_EECD_PRES 0x00000100
1483#define E1000_EECD_SIZE 0x00000200
1484#define E1000_EECD_ADDR_BITS 0x00000400
1485
1486#define E1000_EECD_TYPE 0x00002000
1487#ifndef E1000_EEPROM_GRANT_ATTEMPTS
1488#define E1000_EEPROM_GRANT_ATTEMPTS 1000
1489#endif
1490#define E1000_EECD_AUTO_RD 0x00000200
1491#define E1000_EECD_SIZE_EX_MASK 0x00007800
1492#define E1000_EECD_SIZE_EX_SHIFT 11
1493#define E1000_EECD_NVADDS 0x00018000
1494#define E1000_EECD_SELSHAD 0x00020000
1495#define E1000_EECD_INITSRAM 0x00040000
1496#define E1000_EECD_FLUPD 0x00080000
1497#define E1000_EECD_AUPDEN 0x00100000
1498#define E1000_EECD_SHADV 0x00200000
1499#define E1000_EECD_SEC1VAL 0x00400000
1500#define E1000_EECD_SECVAL_SHIFT 22
1501#define E1000_STM_OPCODE 0xDB00
1502#define E1000_HICR_FW_RESET 0xC0
1503
1504#define E1000_SHADOW_RAM_WORDS 2048
1505#define E1000_ICH_NVM_SIG_WORD 0x13
1506#define E1000_ICH_NVM_SIG_MASK 0xC0
1507
1508
1509#define E1000_EERD_START 0x00000001
1510#define E1000_EERD_DONE 0x00000010
1511#define E1000_EERD_ADDR_SHIFT 8
1512#define E1000_EERD_ADDR_MASK 0x0000FF00
1513#define E1000_EERD_DATA_SHIFT 16
1514#define E1000_EERD_DATA_MASK 0xFFFF0000
1515
1516
1517#define EEPROM_STATUS_RDY_SPI 0x01
1518#define EEPROM_STATUS_WEN_SPI 0x02
1519#define EEPROM_STATUS_BP0_SPI 0x04
1520#define EEPROM_STATUS_BP1_SPI 0x08
1521#define EEPROM_STATUS_WPEN_SPI 0x80
1522
1523
1524#define E1000_CTRL_EXT_GPI0_EN 0x00000001
1525#define E1000_CTRL_EXT_GPI1_EN 0x00000002
1526#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN
1527#define E1000_CTRL_EXT_GPI2_EN 0x00000004
1528#define E1000_CTRL_EXT_GPI3_EN 0x00000008
1529#define E1000_CTRL_EXT_SDP4_DATA 0x00000010
1530#define E1000_CTRL_EXT_SDP5_DATA 0x00000020
1531#define E1000_CTRL_EXT_PHY_INT E1000_CTRL_EXT_SDP5_DATA
1532#define E1000_CTRL_EXT_SDP6_DATA 0x00000040
1533#define E1000_CTRL_EXT_SDP7_DATA 0x00000080
1534#define E1000_CTRL_EXT_SDP4_DIR 0x00000100
1535#define E1000_CTRL_EXT_SDP5_DIR 0x00000200
1536#define E1000_CTRL_EXT_SDP6_DIR 0x00000400
1537#define E1000_CTRL_EXT_SDP7_DIR 0x00000800
1538#define E1000_CTRL_EXT_ASDCHK 0x00001000
1539#define E1000_CTRL_EXT_EE_RST 0x00002000
1540#define E1000_CTRL_EXT_IPS 0x00004000
1541#define E1000_CTRL_EXT_SPD_BYPS 0x00008000
1542#define E1000_CTRL_EXT_RO_DIS 0x00020000
1543#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
1544#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000
1545#define E1000_CTRL_EXT_LINK_MODE_TBI 0x00C00000
1546#define E1000_CTRL_EXT_LINK_MODE_KMRN 0x00000000
1547#define E1000_CTRL_EXT_LINK_MODE_SERDES 0x00C00000
1548#define E1000_CTRL_EXT_LINK_MODE_SGMII 0x00800000
1549#define E1000_CTRL_EXT_WR_WMARK_MASK 0x03000000
1550#define E1000_CTRL_EXT_WR_WMARK_256 0x00000000
1551#define E1000_CTRL_EXT_WR_WMARK_320 0x01000000
1552#define E1000_CTRL_EXT_WR_WMARK_384 0x02000000
1553#define E1000_CTRL_EXT_WR_WMARK_448 0x03000000
1554#define E1000_CTRL_EXT_DRV_LOAD 0x10000000
1555#define E1000_CTRL_EXT_IAME 0x08000000
1556#define E1000_CTRL_EXT_INT_TIMER_CLR 0x20000000
1557#define E1000_CRTL_EXT_PB_PAREN 0x01000000
1558#define E1000_CTRL_EXT_DF_PAREN 0x02000000
1559#define E1000_CTRL_EXT_GHOST_PAREN 0x40000000
1560
1561
1562#define E1000_MDIC_DATA_MASK 0x0000FFFF
1563#define E1000_MDIC_REG_MASK 0x001F0000
1564#define E1000_MDIC_REG_SHIFT 16
1565#define E1000_MDIC_PHY_MASK 0x03E00000
1566#define E1000_MDIC_PHY_SHIFT 21
1567#define E1000_MDIC_OP_WRITE 0x04000000
1568#define E1000_MDIC_OP_READ 0x08000000
1569#define E1000_MDIC_READY 0x10000000
1570#define E1000_MDIC_INT_EN 0x20000000
1571#define E1000_MDIC_ERROR 0x40000000
1572
1573#define E1000_KUMCTRLSTA_MASK 0x0000FFFF
1574#define E1000_KUMCTRLSTA_OFFSET 0x001F0000
1575#define E1000_KUMCTRLSTA_OFFSET_SHIFT 16
1576#define E1000_KUMCTRLSTA_REN 0x00200000
1577
1578#define E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL 0x00000000
1579#define E1000_KUMCTRLSTA_OFFSET_CTRL 0x00000001
1580#define E1000_KUMCTRLSTA_OFFSET_INB_CTRL 0x00000002
1581#define E1000_KUMCTRLSTA_OFFSET_DIAG 0x00000003
1582#define E1000_KUMCTRLSTA_OFFSET_TIMEOUTS 0x00000004
1583#define E1000_KUMCTRLSTA_OFFSET_INB_PARAM 0x00000009
1584#define E1000_KUMCTRLSTA_OFFSET_HD_CTRL 0x00000010
1585#define E1000_KUMCTRLSTA_OFFSET_M2P_SERDES 0x0000001E
1586#define E1000_KUMCTRLSTA_OFFSET_M2P_MODES 0x0000001F
1587
1588
1589#define E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS 0x00000008
1590#define E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS 0x00000800
1591
1592
1593#define E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT 0x00000500
1594#define E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING 0x00000010
1595
1596
1597#define E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004
1598#define E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT 0x00000000
1599
1600#define E1000_KUMCTRLSTA_OFFSET_K0S_CTRL 0x0000001E
1601
1602#define E1000_KUMCTRLSTA_DIAG_FELPBK 0x2000
1603#define E1000_KUMCTRLSTA_DIAG_NELPBK 0x1000
1604
1605#define E1000_KUMCTRLSTA_K0S_100_EN 0x2000
1606#define E1000_KUMCTRLSTA_K0S_GBE_EN 0x1000
1607#define E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK 0x0003
1608
1609#define E1000_KABGTXD_BGSQLBIAS 0x00050000
1610
1611#define E1000_PHY_CTRL_SPD_EN 0x00000001
1612#define E1000_PHY_CTRL_D0A_LPLU 0x00000002
1613#define E1000_PHY_CTRL_NOND0A_LPLU 0x00000004
1614#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008
1615#define E1000_PHY_CTRL_GBE_DISABLE 0x00000040
1616#define E1000_PHY_CTRL_B2B_EN 0x00000080
1617
1618
1619#define E1000_LEDCTL_LED0_MODE_MASK 0x0000000F
1620#define E1000_LEDCTL_LED0_MODE_SHIFT 0
1621#define E1000_LEDCTL_LED0_BLINK_RATE 0x0000020
1622#define E1000_LEDCTL_LED0_IVRT 0x00000040
1623#define E1000_LEDCTL_LED0_BLINK 0x00000080
1624#define E1000_LEDCTL_LED1_MODE_MASK 0x00000F00
1625#define E1000_LEDCTL_LED1_MODE_SHIFT 8
1626#define E1000_LEDCTL_LED1_BLINK_RATE 0x0002000
1627#define E1000_LEDCTL_LED1_IVRT 0x00004000
1628#define E1000_LEDCTL_LED1_BLINK 0x00008000
1629#define E1000_LEDCTL_LED2_MODE_MASK 0x000F0000
1630#define E1000_LEDCTL_LED2_MODE_SHIFT 16
1631#define E1000_LEDCTL_LED2_BLINK_RATE 0x00200000
1632#define E1000_LEDCTL_LED2_IVRT 0x00400000
1633#define E1000_LEDCTL_LED2_BLINK 0x00800000
1634#define E1000_LEDCTL_LED3_MODE_MASK 0x0F000000
1635#define E1000_LEDCTL_LED3_MODE_SHIFT 24
1636#define E1000_LEDCTL_LED3_BLINK_RATE 0x20000000
1637#define E1000_LEDCTL_LED3_IVRT 0x40000000
1638#define E1000_LEDCTL_LED3_BLINK 0x80000000
1639
1640#define E1000_LEDCTL_MODE_LINK_10_1000 0x0
1641#define E1000_LEDCTL_MODE_LINK_100_1000 0x1
1642#define E1000_LEDCTL_MODE_LINK_UP 0x2
1643#define E1000_LEDCTL_MODE_ACTIVITY 0x3
1644#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4
1645#define E1000_LEDCTL_MODE_LINK_10 0x5
1646#define E1000_LEDCTL_MODE_LINK_100 0x6
1647#define E1000_LEDCTL_MODE_LINK_1000 0x7
1648#define E1000_LEDCTL_MODE_PCIX_MODE 0x8
1649#define E1000_LEDCTL_MODE_FULL_DUPLEX 0x9
1650#define E1000_LEDCTL_MODE_COLLISION 0xA
1651#define E1000_LEDCTL_MODE_BUS_SPEED 0xB
1652#define E1000_LEDCTL_MODE_BUS_SIZE 0xC
1653#define E1000_LEDCTL_MODE_PAUSED 0xD
1654#define E1000_LEDCTL_MODE_LED_ON 0xE
1655#define E1000_LEDCTL_MODE_LED_OFF 0xF
1656
1657
1658#define E1000_RAH_AV 0x80000000
1659
1660
1661#define E1000_ICR_TXDW 0x00000001
1662#define E1000_ICR_TXQE 0x00000002
1663#define E1000_ICR_LSC 0x00000004
1664#define E1000_ICR_RXSEQ 0x00000008
1665#define E1000_ICR_RXDMT0 0x00000010
1666#define E1000_ICR_RXO 0x00000040
1667#define E1000_ICR_RXT0 0x00000080
1668#define E1000_ICR_MDAC 0x00000200
1669#define E1000_ICR_RXCFG 0x00000400
1670#define E1000_ICR_GPI_EN0 0x00000800
1671#define E1000_ICR_GPI_EN1 0x00001000
1672#define E1000_ICR_GPI_EN2 0x00002000
1673#define E1000_ICR_GPI_EN3 0x00004000
1674#define E1000_ICR_TXD_LOW 0x00008000
1675#define E1000_ICR_SRPD 0x00010000
1676#define E1000_ICR_ACK 0x00020000
1677#define E1000_ICR_MNG 0x00040000
1678#define E1000_ICR_DOCK 0x00080000
1679#define E1000_ICR_INT_ASSERTED 0x80000000
1680#define E1000_ICR_RXD_FIFO_PAR0 0x00100000
1681#define E1000_ICR_TXD_FIFO_PAR0 0x00200000
1682#define E1000_ICR_HOST_ARB_PAR 0x00400000
1683#define E1000_ICR_PB_PAR 0x00800000
1684#define E1000_ICR_RXD_FIFO_PAR1 0x01000000
1685#define E1000_ICR_TXD_FIFO_PAR1 0x02000000
1686#define E1000_ICR_ALL_PARITY 0x03F00000
1687#define E1000_ICR_DSW 0x00000020
1688#define E1000_ICR_PHYINT 0x00001000
1689#define E1000_ICR_EPRST 0x00100000
1690
1691
1692#define E1000_ICS_TXDW E1000_ICR_TXDW
1693#define E1000_ICS_TXQE E1000_ICR_TXQE
1694#define E1000_ICS_LSC E1000_ICR_LSC
1695#define E1000_ICS_RXSEQ E1000_ICR_RXSEQ
1696#define E1000_ICS_RXDMT0 E1000_ICR_RXDMT0
1697#define E1000_ICS_RXO E1000_ICR_RXO
1698#define E1000_ICS_RXT0 E1000_ICR_RXT0
1699#define E1000_ICS_MDAC E1000_ICR_MDAC
1700#define E1000_ICS_RXCFG E1000_ICR_RXCFG
1701#define E1000_ICS_GPI_EN0 E1000_ICR_GPI_EN0
1702#define E1000_ICS_GPI_EN1 E1000_ICR_GPI_EN1
1703#define E1000_ICS_GPI_EN2 E1000_ICR_GPI_EN2
1704#define E1000_ICS_GPI_EN3 E1000_ICR_GPI_EN3
1705#define E1000_ICS_TXD_LOW E1000_ICR_TXD_LOW
1706#define E1000_ICS_SRPD E1000_ICR_SRPD
1707#define E1000_ICS_ACK E1000_ICR_ACK
1708#define E1000_ICS_MNG E1000_ICR_MNG
1709#define E1000_ICS_DOCK E1000_ICR_DOCK
1710#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0
1711#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0
1712#define E1000_ICS_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR
1713#define E1000_ICS_PB_PAR E1000_ICR_PB_PAR
1714#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1
1715#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1
1716#define E1000_ICS_DSW E1000_ICR_DSW
1717#define E1000_ICS_PHYINT E1000_ICR_PHYINT
1718#define E1000_ICS_EPRST E1000_ICR_EPRST
1719
1720
1721#define E1000_IMS_TXDW E1000_ICR_TXDW
1722#define E1000_IMS_TXQE E1000_ICR_TXQE
1723#define E1000_IMS_LSC E1000_ICR_LSC
1724#define E1000_IMS_RXSEQ E1000_ICR_RXSEQ
1725#define E1000_IMS_RXDMT0 E1000_ICR_RXDMT0
1726#define E1000_IMS_RXO E1000_ICR_RXO
1727#define E1000_IMS_RXT0 E1000_ICR_RXT0
1728#define E1000_IMS_MDAC E1000_ICR_MDAC
1729#define E1000_IMS_RXCFG E1000_ICR_RXCFG
1730#define E1000_IMS_GPI_EN0 E1000_ICR_GPI_EN0
1731#define E1000_IMS_GPI_EN1 E1000_ICR_GPI_EN1
1732#define E1000_IMS_GPI_EN2 E1000_ICR_GPI_EN2
1733#define E1000_IMS_GPI_EN3 E1000_ICR_GPI_EN3
1734#define E1000_IMS_TXD_LOW E1000_ICR_TXD_LOW
1735#define E1000_IMS_SRPD E1000_ICR_SRPD
1736#define E1000_IMS_ACK E1000_ICR_ACK
1737#define E1000_IMS_MNG E1000_ICR_MNG
1738#define E1000_IMS_DOCK E1000_ICR_DOCK
1739#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0
1740#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0
1741#define E1000_IMS_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR
1742#define E1000_IMS_PB_PAR E1000_ICR_PB_PAR
1743#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1
1744#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1
1745#define E1000_IMS_DSW E1000_ICR_DSW
1746#define E1000_IMS_PHYINT E1000_ICR_PHYINT
1747#define E1000_IMS_EPRST E1000_ICR_EPRST
1748
1749
1750#define E1000_IMC_TXDW E1000_ICR_TXDW
1751#define E1000_IMC_TXQE E1000_ICR_TXQE
1752#define E1000_IMC_LSC E1000_ICR_LSC
1753#define E1000_IMC_RXSEQ E1000_ICR_RXSEQ
1754#define E1000_IMC_RXDMT0 E1000_ICR_RXDMT0
1755#define E1000_IMC_RXO E1000_ICR_RXO
1756#define E1000_IMC_RXT0 E1000_ICR_RXT0
1757#define E1000_IMC_MDAC E1000_ICR_MDAC
1758#define E1000_IMC_RXCFG E1000_ICR_RXCFG
1759#define E1000_IMC_GPI_EN0 E1000_ICR_GPI_EN0
1760#define E1000_IMC_GPI_EN1 E1000_ICR_GPI_EN1
1761#define E1000_IMC_GPI_EN2 E1000_ICR_GPI_EN2
1762#define E1000_IMC_GPI_EN3 E1000_ICR_GPI_EN3
1763#define E1000_IMC_TXD_LOW E1000_ICR_TXD_LOW
1764#define E1000_IMC_SRPD E1000_ICR_SRPD
1765#define E1000_IMC_ACK E1000_ICR_ACK
1766#define E1000_IMC_MNG E1000_ICR_MNG
1767#define E1000_IMC_DOCK E1000_ICR_DOCK
1768#define E1000_IMC_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0
1769#define E1000_IMC_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0
1770#define E1000_IMC_HOST_ARB_PAR E1000_ICR_HOST_ARB_PAR
1771#define E1000_IMC_PB_PAR E1000_ICR_PB_PAR
1772#define E1000_IMC_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1
1773#define E1000_IMC_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1
1774#define E1000_IMC_DSW E1000_ICR_DSW
1775#define E1000_IMC_PHYINT E1000_ICR_PHYINT
1776#define E1000_IMC_EPRST E1000_ICR_EPRST
1777
1778
1779#define E1000_RCTL_RST 0x00000001
1780#define E1000_RCTL_EN 0x00000002
1781#define E1000_RCTL_SBP 0x00000004
1782#define E1000_RCTL_UPE 0x00000008
1783#define E1000_RCTL_MPE 0x00000010
1784#define E1000_RCTL_LPE 0x00000020
1785#define E1000_RCTL_LBM_NO 0x00000000
1786#define E1000_RCTL_LBM_MAC 0x00000040
1787#define E1000_RCTL_LBM_SLP 0x00000080
1788#define E1000_RCTL_LBM_TCVR 0x000000C0
1789#define E1000_RCTL_DTYP_MASK 0x00000C00
1790#define E1000_RCTL_DTYP_PS 0x00000400
1791#define E1000_RCTL_RDMTS_HALF 0x00000000
1792#define E1000_RCTL_RDMTS_QUAT 0x00000100
1793#define E1000_RCTL_RDMTS_EIGTH 0x00000200
1794#define E1000_RCTL_MO_SHIFT 12
1795#define E1000_RCTL_MO_0 0x00000000
1796#define E1000_RCTL_MO_1 0x00001000
1797#define E1000_RCTL_MO_2 0x00002000
1798#define E1000_RCTL_MO_3 0x00003000
1799#define E1000_RCTL_MDR 0x00004000
1800#define E1000_RCTL_BAM 0x00008000
1801
1802#define E1000_RCTL_SZ_2048 0x00000000
1803#define E1000_RCTL_SZ_1024 0x00010000
1804#define E1000_RCTL_SZ_512 0x00020000
1805#define E1000_RCTL_SZ_256 0x00030000
1806
1807#define E1000_RCTL_SZ_16384 0x00010000
1808#define E1000_RCTL_SZ_8192 0x00020000
1809#define E1000_RCTL_SZ_4096 0x00030000
1810#define E1000_RCTL_VFE 0x00040000
1811#define E1000_RCTL_CFIEN 0x00080000
1812#define E1000_RCTL_CFI 0x00100000
1813#define E1000_RCTL_DPF 0x00400000
1814#define E1000_RCTL_PMCF 0x00800000
1815#define E1000_RCTL_BSEX 0x02000000
1816#define E1000_RCTL_SECRC 0x04000000
1817#define E1000_RCTL_FLXBUF_MASK 0x78000000
1818#define E1000_RCTL_FLXBUF_SHIFT 27
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836#define E1000_PSRCTL_BSIZE0_MASK 0x0000007F
1837#define E1000_PSRCTL_BSIZE1_MASK 0x00003F00
1838#define E1000_PSRCTL_BSIZE2_MASK 0x003F0000
1839#define E1000_PSRCTL_BSIZE3_MASK 0x3F000000
1840
1841#define E1000_PSRCTL_BSIZE0_SHIFT 7
1842#define E1000_PSRCTL_BSIZE1_SHIFT 2
1843#define E1000_PSRCTL_BSIZE2_SHIFT 6
1844#define E1000_PSRCTL_BSIZE3_SHIFT 14
1845
1846
1847#define E1000_SWFW_EEP_SM 0x0001
1848#define E1000_SWFW_PHY0_SM 0x0002
1849#define E1000_SWFW_PHY1_SM 0x0004
1850#define E1000_SWFW_MAC_CSR_SM 0x0008
1851
1852
1853#define E1000_RDT_DELAY 0x0000ffff
1854#define E1000_RDT_FPDB 0x80000000
1855#define E1000_RDLEN_LEN 0x0007ff80
1856#define E1000_RDH_RDH 0x0000ffff
1857#define E1000_RDT_RDT 0x0000ffff
1858
1859
1860#define E1000_FCRTH_RTH 0x0000FFF8
1861#define E1000_FCRTH_XFCE 0x80000000
1862#define E1000_FCRTL_RTL 0x0000FFF8
1863#define E1000_FCRTL_XONE 0x80000000
1864
1865
1866#define E1000_RFCTL_ISCSI_DIS 0x00000001
1867#define E1000_RFCTL_ISCSI_DWC_MASK 0x0000003E
1868#define E1000_RFCTL_ISCSI_DWC_SHIFT 1
1869#define E1000_RFCTL_NFSW_DIS 0x00000040
1870#define E1000_RFCTL_NFSR_DIS 0x00000080
1871#define E1000_RFCTL_NFS_VER_MASK 0x00000300
1872#define E1000_RFCTL_NFS_VER_SHIFT 8
1873#define E1000_RFCTL_IPV6_DIS 0x00000400
1874#define E1000_RFCTL_IPV6_XSUM_DIS 0x00000800
1875#define E1000_RFCTL_ACK_DIS 0x00001000
1876#define E1000_RFCTL_ACKD_DIS 0x00002000
1877#define E1000_RFCTL_IPFRSP_DIS 0x00004000
1878#define E1000_RFCTL_EXTEN 0x00008000
1879#define E1000_RFCTL_IPV6_EX_DIS 0x00010000
1880#define E1000_RFCTL_NEW_IPV6_EXT_DIS 0x00020000
1881
1882
1883#define E1000_RXDCTL_PTHRESH 0x0000003F
1884#define E1000_RXDCTL_HTHRESH 0x00003F00
1885#define E1000_RXDCTL_WTHRESH 0x003F0000
1886#define E1000_RXDCTL_GRAN 0x01000000
1887
1888
1889#define E1000_TXDCTL_PTHRESH 0x0000003F
1890#define E1000_TXDCTL_HTHRESH 0x00003F00
1891#define E1000_TXDCTL_WTHRESH 0x003F0000
1892#define E1000_TXDCTL_GRAN 0x01000000
1893#define E1000_TXDCTL_LWTHRESH 0xFE000000
1894#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000
1895#define E1000_TXDCTL_COUNT_DESC 0x00400000
1896
1897
1898#define E1000_TXCW_FD 0x00000020
1899#define E1000_TXCW_HD 0x00000040
1900#define E1000_TXCW_PAUSE 0x00000080
1901#define E1000_TXCW_ASM_DIR 0x00000100
1902#define E1000_TXCW_PAUSE_MASK 0x00000180
1903#define E1000_TXCW_RF 0x00003000
1904#define E1000_TXCW_NP 0x00008000
1905#define E1000_TXCW_CW 0x0000ffff
1906#define E1000_TXCW_TXC 0x40000000
1907#define E1000_TXCW_ANE 0x80000000
1908
1909
1910#define E1000_RXCW_CW 0x0000ffff
1911#define E1000_RXCW_NC 0x04000000
1912#define E1000_RXCW_IV 0x08000000
1913#define E1000_RXCW_CC 0x10000000
1914#define E1000_RXCW_C 0x20000000
1915#define E1000_RXCW_SYNCH 0x40000000
1916#define E1000_RXCW_ANC 0x80000000
1917
1918
1919#define E1000_TCTL_RST 0x00000001
1920#define E1000_TCTL_EN 0x00000002
1921#define E1000_TCTL_BCE 0x00000004
1922#define E1000_TCTL_PSP 0x00000008
1923#define E1000_TCTL_CT 0x00000ff0
1924#define E1000_TCTL_COLD 0x003ff000
1925#define E1000_TCTL_SWXOFF 0x00400000
1926#define E1000_TCTL_PBE 0x00800000
1927#define E1000_TCTL_RTLC 0x01000000
1928#define E1000_TCTL_NRTU 0x02000000
1929#define E1000_TCTL_MULR 0x10000000
1930
1931#define E1000_TCTL_EXT_BST_MASK 0x000003FF
1932#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00
1933
1934
1935#define E1000_RXCSUM_PCSS_MASK 0x000000FF
1936#define E1000_RXCSUM_IPOFL 0x00000100
1937#define E1000_RXCSUM_TUOFL 0x00000200
1938#define E1000_RXCSUM_IPV6OFL 0x00000400
1939#define E1000_RXCSUM_IPPCSE 0x00001000
1940#define E1000_RXCSUM_PCSD 0x00002000
1941
1942
1943#define E1000_MRQC_ENABLE_MASK 0x00000003
1944#define E1000_MRQC_ENABLE_RSS_2Q 0x00000001
1945#define E1000_MRQC_ENABLE_RSS_INT 0x00000004
1946#define E1000_MRQC_RSS_FIELD_MASK 0xFFFF0000
1947#define E1000_MRQC_RSS_FIELD_IPV4_TCP 0x00010000
1948#define E1000_MRQC_RSS_FIELD_IPV4 0x00020000
1949#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX 0x00040000
1950#define E1000_MRQC_RSS_FIELD_IPV6_EX 0x00080000
1951#define E1000_MRQC_RSS_FIELD_IPV6 0x00100000
1952#define E1000_MRQC_RSS_FIELD_IPV6_TCP 0x00200000
1953
1954
1955
1956#define E1000_WUC_APME 0x00000001
1957#define E1000_WUC_PME_EN 0x00000002
1958#define E1000_WUC_PME_STATUS 0x00000004
1959#define E1000_WUC_APMPME 0x00000008
1960#define E1000_WUC_SPM 0x80000000
1961
1962
1963#define E1000_WUFC_LNKC 0x00000001
1964#define E1000_WUFC_MAG 0x00000002
1965#define E1000_WUFC_EX 0x00000004
1966#define E1000_WUFC_MC 0x00000008
1967#define E1000_WUFC_BC 0x00000010
1968#define E1000_WUFC_ARP 0x00000020
1969#define E1000_WUFC_IPV4 0x00000040
1970#define E1000_WUFC_IPV6 0x00000080
1971#define E1000_WUFC_IGNORE_TCO 0x00008000
1972#define E1000_WUFC_FLX0 0x00010000
1973#define E1000_WUFC_FLX1 0x00020000
1974#define E1000_WUFC_FLX2 0x00040000
1975#define E1000_WUFC_FLX3 0x00080000
1976#define E1000_WUFC_ALL_FILTERS 0x000F00FF
1977#define E1000_WUFC_FLX_OFFSET 16
1978#define E1000_WUFC_FLX_FILTERS 0x000F0000
1979
1980
1981#define E1000_WUS_LNKC 0x00000001
1982#define E1000_WUS_MAG 0x00000002
1983#define E1000_WUS_EX 0x00000004
1984#define E1000_WUS_MC 0x00000008
1985#define E1000_WUS_BC 0x00000010
1986#define E1000_WUS_ARP 0x00000020
1987#define E1000_WUS_IPV4 0x00000040
1988#define E1000_WUS_IPV6 0x00000080
1989#define E1000_WUS_FLX0 0x00010000
1990#define E1000_WUS_FLX1 0x00020000
1991#define E1000_WUS_FLX2 0x00040000
1992#define E1000_WUS_FLX3 0x00080000
1993#define E1000_WUS_FLX_FILTERS 0x000F0000
1994
1995
1996#define E1000_MANC_SMBUS_EN 0x00000001
1997#define E1000_MANC_ASF_EN 0x00000002
1998#define E1000_MANC_R_ON_FORCE 0x00000004
1999#define E1000_MANC_RMCP_EN 0x00000100
2000#define E1000_MANC_0298_EN 0x00000200
2001#define E1000_MANC_IPV4_EN 0x00000400
2002#define E1000_MANC_IPV6_EN 0x00000800
2003#define E1000_MANC_SNAP_EN 0x00001000
2004#define E1000_MANC_ARP_EN 0x00002000
2005#define E1000_MANC_NEIGHBOR_EN 0x00004000
2006
2007#define E1000_MANC_ARP_RES_EN 0x00008000
2008#define E1000_MANC_TCO_RESET 0x00010000
2009#define E1000_MANC_RCV_TCO_EN 0x00020000
2010#define E1000_MANC_REPORT_STATUS 0x00040000
2011#define E1000_MANC_RCV_ALL 0x00080000
2012#define E1000_MANC_BLK_PHY_RST_ON_IDE 0x00040000
2013#define E1000_MANC_EN_MAC_ADDR_FILTER 0x00100000
2014
2015#define E1000_MANC_EN_MNG2HOST 0x00200000
2016
2017#define E1000_MANC_EN_IP_ADDR_FILTER 0x00400000
2018
2019#define E1000_MANC_EN_XSUM_FILTER 0x00800000
2020#define E1000_MANC_BR_EN 0x01000000
2021#define E1000_MANC_SMB_REQ 0x01000000
2022#define E1000_MANC_SMB_GNT 0x02000000
2023#define E1000_MANC_SMB_CLK_IN 0x04000000
2024#define E1000_MANC_SMB_DATA_IN 0x08000000
2025#define E1000_MANC_SMB_DATA_OUT 0x10000000
2026#define E1000_MANC_SMB_CLK_OUT 0x20000000
2027
2028#define E1000_MANC_SMB_DATA_OUT_SHIFT 28
2029#define E1000_MANC_SMB_CLK_OUT_SHIFT 29
2030
2031
2032#define E1000_SWSM_SMBI 0x00000001
2033#define E1000_SWSM_SWESMBI 0x00000002
2034#define E1000_SWSM_WMNG 0x00000004
2035#define E1000_SWSM_DRV_LOAD 0x00000008
2036
2037
2038#define E1000_FWSM_MODE_MASK 0x0000000E
2039#define E1000_FWSM_MODE_SHIFT 1
2040#define E1000_FWSM_FW_VALID 0x00008000
2041
2042#define E1000_FWSM_RSPCIPHY 0x00000040
2043#define E1000_FWSM_DISSW 0x10000000
2044#define E1000_FWSM_SKUSEL_MASK 0x60000000
2045#define E1000_FWSM_SKUEL_SHIFT 29
2046#define E1000_FWSM_SKUSEL_EMB 0x0
2047#define E1000_FWSM_SKUSEL_CONS 0x1
2048#define E1000_FWSM_SKUSEL_PERF_100 0x2
2049#define E1000_FWSM_SKUSEL_PERF_GBE 0x3
2050
2051
2052#define E1000_FFLT_DBG_INVC 0x00100000
2053
2054typedef enum {
2055 e1000_mng_mode_none = 0,
2056 e1000_mng_mode_asf,
2057 e1000_mng_mode_pt,
2058 e1000_mng_mode_ipmi,
2059 e1000_mng_mode_host_interface_only
2060} e1000_mng_mode;
2061
2062
2063#define E1000_HICR_EN 0x00000001
2064#define E1000_HICR_C 0x00000002
2065
2066#define E1000_HICR_SV 0x00000004
2067#define E1000_HICR_FWR 0x00000080
2068
2069
2070#define E1000_HI_MAX_DATA_LENGTH 252
2071#define E1000_HI_MAX_BLOCK_BYTE_LENGTH 1792
2072#define E1000_HI_MAX_BLOCK_DWORD_LENGTH 448
2073#define E1000_HI_COMMAND_TIMEOUT 500
2074
2075struct e1000_host_command_header {
2076 u8 command_id;
2077 u8 command_length;
2078 u8 command_options;
2079 u8 checksum;
2080};
2081struct e1000_host_command_info {
2082 struct e1000_host_command_header command_header;
2083 u8 command_data[E1000_HI_MAX_DATA_LENGTH];
2084};
2085
2086
2087#define E1000_HSMC0R_CLKIN 0x00000001
2088#define E1000_HSMC0R_DATAIN 0x00000002
2089#define E1000_HSMC0R_DATAOUT 0x00000004
2090#define E1000_HSMC0R_CLKOUT 0x00000008
2091
2092
2093#define E1000_HSMC1R_CLKIN E1000_HSMC0R_CLKIN
2094#define E1000_HSMC1R_DATAIN E1000_HSMC0R_DATAIN
2095#define E1000_HSMC1R_DATAOUT E1000_HSMC0R_DATAOUT
2096#define E1000_HSMC1R_CLKOUT E1000_HSMC0R_CLKOUT
2097
2098
2099#define E1000_FWSTS_FWS_MASK 0x000000FF
2100
2101
2102#define E1000_WUPL_LENGTH_MASK 0x0FFF
2103
2104#define E1000_MDALIGN 4096
2105
2106
2107
2108
2109#define E1000_GCR_RXD_NO_SNOOP 0x00000001
2110#define E1000_GCR_RXDSCW_NO_SNOOP 0x00000002
2111#define E1000_GCR_RXDSCR_NO_SNOOP 0x00000004
2112#define E1000_GCR_TXD_NO_SNOOP 0x00000008
2113#define E1000_GCR_TXDSCW_NO_SNOOP 0x00000010
2114#define E1000_GCR_TXDSCR_NO_SNOOP 0x00000020
2115
2116#define PCI_EX_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP | \
2117 E1000_GCR_RXDSCW_NO_SNOOP | \
2118 E1000_GCR_RXDSCR_NO_SNOOP | \
2119 E1000_GCR_TXD_NO_SNOOP | \
2120 E1000_GCR_TXDSCW_NO_SNOOP | \
2121 E1000_GCR_TXDSCR_NO_SNOOP)
2122
2123#define PCI_EX_82566_SNOOP_ALL PCI_EX_NO_SNOOP_ALL
2124
2125#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000
2126
2127#define E1000_FACTPS_FUNC0_POWER_STATE_MASK 0x00000003
2128#define E1000_FACTPS_LAN0_VALID 0x00000004
2129#define E1000_FACTPS_FUNC0_AUX_EN 0x00000008
2130#define E1000_FACTPS_FUNC1_POWER_STATE_MASK 0x000000C0
2131#define E1000_FACTPS_FUNC1_POWER_STATE_SHIFT 6
2132#define E1000_FACTPS_LAN1_VALID 0x00000100
2133#define E1000_FACTPS_FUNC1_AUX_EN 0x00000200
2134#define E1000_FACTPS_FUNC2_POWER_STATE_MASK 0x00003000
2135#define E1000_FACTPS_FUNC2_POWER_STATE_SHIFT 12
2136#define E1000_FACTPS_IDE_ENABLE 0x00004000
2137#define E1000_FACTPS_FUNC2_AUX_EN 0x00008000
2138#define E1000_FACTPS_FUNC3_POWER_STATE_MASK 0x000C0000
2139#define E1000_FACTPS_FUNC3_POWER_STATE_SHIFT 18
2140#define E1000_FACTPS_SP_ENABLE 0x00100000
2141#define E1000_FACTPS_FUNC3_AUX_EN 0x00200000
2142#define E1000_FACTPS_FUNC4_POWER_STATE_MASK 0x03000000
2143#define E1000_FACTPS_FUNC4_POWER_STATE_SHIFT 24
2144#define E1000_FACTPS_IPMI_ENABLE 0x04000000
2145#define E1000_FACTPS_FUNC4_AUX_EN 0x08000000
2146#define E1000_FACTPS_MNGCG 0x20000000
2147#define E1000_FACTPS_LAN_FUNC_SEL 0x40000000
2148#define E1000_FACTPS_PM_STATE_CHANGED 0x80000000
2149
2150
2151#define PCI_EX_LINK_STATUS 0x12
2152#define PCI_EX_LINK_WIDTH_MASK 0x3F0
2153#define PCI_EX_LINK_WIDTH_SHIFT 4
2154
2155
2156#define EEPROM_READ_OPCODE_MICROWIRE 0x6
2157#define EEPROM_WRITE_OPCODE_MICROWIRE 0x5
2158#define EEPROM_ERASE_OPCODE_MICROWIRE 0x7
2159#define EEPROM_EWEN_OPCODE_MICROWIRE 0x13
2160#define EEPROM_EWDS_OPCODE_MICROWIRE 0x10
2161
2162
2163#define EEPROM_MAX_RETRY_SPI 5000
2164#define EEPROM_READ_OPCODE_SPI 0x03
2165#define EEPROM_WRITE_OPCODE_SPI 0x02
2166#define EEPROM_A8_OPCODE_SPI 0x08
2167#define EEPROM_WREN_OPCODE_SPI 0x06
2168#define EEPROM_WRDI_OPCODE_SPI 0x04
2169#define EEPROM_RDSR_OPCODE_SPI 0x05
2170#define EEPROM_WRSR_OPCODE_SPI 0x01
2171#define EEPROM_ERASE4K_OPCODE_SPI 0x20
2172#define EEPROM_ERASE64K_OPCODE_SPI 0xD8
2173#define EEPROM_ERASE256_OPCODE_SPI 0xDB
2174
2175
2176#define EEPROM_WORD_SIZE_SHIFT 6
2177#define EEPROM_SIZE_SHIFT 10
2178#define EEPROM_SIZE_MASK 0x1C00
2179
2180
2181#define EEPROM_COMPAT 0x0003
2182#define EEPROM_ID_LED_SETTINGS 0x0004
2183#define EEPROM_VERSION 0x0005
2184#define EEPROM_SERDES_AMPLITUDE 0x0006
2185#define EEPROM_PHY_CLASS_WORD 0x0007
2186#define EEPROM_INIT_CONTROL1_REG 0x000A
2187#define EEPROM_INIT_CONTROL2_REG 0x000F
2188#define EEPROM_SWDEF_PINS_CTRL_PORT_1 0x0010
2189#define EEPROM_INIT_CONTROL3_PORT_B 0x0014
2190#define EEPROM_INIT_3GIO_3 0x001A
2191#define EEPROM_SWDEF_PINS_CTRL_PORT_0 0x0020
2192#define EEPROM_INIT_CONTROL3_PORT_A 0x0024
2193#define EEPROM_CFG 0x0012
2194#define EEPROM_FLASH_VERSION 0x0032
2195#define EEPROM_CHECKSUM_REG 0x003F
2196
2197#define E1000_EEPROM_CFG_DONE 0x00040000
2198#define E1000_EEPROM_CFG_DONE_PORT_1 0x00080000
2199
2200
2201#define ID_LED_RESERVED_0000 0x0000
2202#define ID_LED_RESERVED_FFFF 0xFFFF
2203#define ID_LED_DEFAULT ((ID_LED_OFF1_ON2 << 12) | \
2204 (ID_LED_OFF1_OFF2 << 8) | \
2205 (ID_LED_DEF1_DEF2 << 4) | \
2206 (ID_LED_DEF1_DEF2))
2207#define ID_LED_DEF1_DEF2 0x1
2208#define ID_LED_DEF1_ON2 0x2
2209#define ID_LED_DEF1_OFF2 0x3
2210#define ID_LED_ON1_DEF2 0x4
2211#define ID_LED_ON1_ON2 0x5
2212#define ID_LED_ON1_OFF2 0x6
2213#define ID_LED_OFF1_DEF2 0x7
2214#define ID_LED_OFF1_ON2 0x8
2215#define ID_LED_OFF1_OFF2 0x9
2216
2217#define IGP_ACTIVITY_LED_MASK 0xFFFFF0FF
2218#define IGP_ACTIVITY_LED_ENABLE 0x0300
2219#define IGP_LED3_MODE 0x07000000
2220
2221
2222#define EEPROM_SERDES_AMPLITUDE_MASK 0x000F
2223
2224
2225#define EEPROM_PHY_CLASS_A 0x8000
2226
2227
2228#define EEPROM_WORD0A_ILOS 0x0010
2229#define EEPROM_WORD0A_SWDPIO 0x01E0
2230#define EEPROM_WORD0A_LRST 0x0200
2231#define EEPROM_WORD0A_FD 0x0400
2232#define EEPROM_WORD0A_66MHZ 0x0800
2233
2234
2235#define EEPROM_WORD0F_PAUSE_MASK 0x3000
2236#define EEPROM_WORD0F_PAUSE 0x1000
2237#define EEPROM_WORD0F_ASM_DIR 0x2000
2238#define EEPROM_WORD0F_ANE 0x0800
2239#define EEPROM_WORD0F_SWPDIO_EXT 0x00F0
2240#define EEPROM_WORD0F_LPLU 0x0001
2241
2242
2243#define EEPROM_WORD1020_GIGA_DISABLE 0x0010
2244#define EEPROM_WORD1020_GIGA_DISABLE_NON_D0A 0x0008
2245
2246
2247#define EEPROM_WORD1A_ASPM_MASK 0x000C
2248
2249
2250#define EEPROM_SUM 0xBABA
2251
2252
2253#define EEPROM_NODE_ADDRESS_BYTE_0 0
2254#define EEPROM_PBA_BYTE_1 8
2255
2256#define EEPROM_RESERVED_WORD 0xFFFF
2257
2258
2259#define PBA_SIZE 4
2260
2261
2262#define E1000_COLLISION_THRESHOLD 15
2263#define E1000_CT_SHIFT 4
2264
2265
2266#define E1000_COLLISION_DISTANCE 63
2267#define E1000_COLLISION_DISTANCE_82542 64
2268#define E1000_FDX_COLLISION_DISTANCE E1000_COLLISION_DISTANCE
2269#define E1000_HDX_COLLISION_DISTANCE E1000_COLLISION_DISTANCE
2270#define E1000_COLD_SHIFT 12
2271
2272
2273#define REQ_TX_DESCRIPTOR_MULTIPLE 8
2274#define REQ_RX_DESCRIPTOR_MULTIPLE 8
2275
2276
2277#define DEFAULT_82542_TIPG_IPGT 10
2278#define DEFAULT_82543_TIPG_IPGT_FIBER 9
2279#define DEFAULT_82543_TIPG_IPGT_COPPER 8
2280
2281#define E1000_TIPG_IPGT_MASK 0x000003FF
2282#define E1000_TIPG_IPGR1_MASK 0x000FFC00
2283#define E1000_TIPG_IPGR2_MASK 0x3FF00000
2284
2285#define DEFAULT_82542_TIPG_IPGR1 2
2286#define DEFAULT_82543_TIPG_IPGR1 8
2287#define E1000_TIPG_IPGR1_SHIFT 10
2288
2289#define DEFAULT_82542_TIPG_IPGR2 10
2290#define DEFAULT_82543_TIPG_IPGR2 6
2291#define E1000_TIPG_IPGR2_SHIFT 20
2292
2293#define E1000_TXDMAC_DPP 0x00000001
2294
2295
2296#define TX_THRESHOLD_START 8
2297#define TX_THRESHOLD_INCREMENT 10
2298#define TX_THRESHOLD_DECREMENT 1
2299#define TX_THRESHOLD_STOP 190
2300#define TX_THRESHOLD_DISABLE 0
2301#define TX_THRESHOLD_TIMER_MS 10000
2302#define MIN_NUM_XMITS 1000
2303#define IFS_MAX 80
2304#define IFS_STEP 10
2305#define IFS_MIN 40
2306#define IFS_RATIO 4
2307
2308
2309#define E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE 0x00000001
2310#define E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE 0x00000002
2311#define E1000_EXTCNF_CTRL_D_UD_ENABLE 0x00000004
2312#define E1000_EXTCNF_CTRL_D_UD_LATENCY 0x00000008
2313#define E1000_EXTCNF_CTRL_D_UD_OWNER 0x00000010
2314#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
2315#define E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP 0x00000040
2316#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER 0x0FFF0000
2317
2318#define E1000_EXTCNF_SIZE_EXT_PHY_LENGTH 0x000000FF
2319#define E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH 0x0000FF00
2320#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH 0x00FF0000
2321#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE 0x00000001
2322#define E1000_EXTCNF_CTRL_SWFLAG 0x00000020
2323
2324
2325#define E1000_PBA_8K 0x0008
2326#define E1000_PBA_12K 0x000C
2327#define E1000_PBA_16K 0x0010
2328#define E1000_PBA_20K 0x0014
2329#define E1000_PBA_22K 0x0016
2330#define E1000_PBA_24K 0x0018
2331#define E1000_PBA_30K 0x001E
2332#define E1000_PBA_32K 0x0020
2333#define E1000_PBA_34K 0x0022
2334#define E1000_PBA_38K 0x0026
2335#define E1000_PBA_40K 0x0028
2336#define E1000_PBA_48K 0x0030
2337
2338#define E1000_PBS_16K E1000_PBA_16K
2339
2340
2341#define FLOW_CONTROL_ADDRESS_LOW 0x00C28001
2342#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
2343#define FLOW_CONTROL_TYPE 0x8808
2344
2345
2346#define FC_DEFAULT_HI_THRESH (0x8000)
2347#define FC_DEFAULT_LO_THRESH (0x4000)
2348#define FC_DEFAULT_TX_TIMER (0x100)
2349
2350
2351#define PCIX_COMMAND_REGISTER 0xE6
2352#define PCIX_STATUS_REGISTER_LO 0xE8
2353#define PCIX_STATUS_REGISTER_HI 0xEA
2354
2355#define PCIX_COMMAND_MMRBC_MASK 0x000C
2356#define PCIX_COMMAND_MMRBC_SHIFT 0x2
2357#define PCIX_STATUS_HI_MMRBC_MASK 0x0060
2358#define PCIX_STATUS_HI_MMRBC_SHIFT 0x5
2359#define PCIX_STATUS_HI_MMRBC_4K 0x3
2360#define PCIX_STATUS_HI_MMRBC_2K 0x2
2361
2362
2363
2364
2365#define PAUSE_SHIFT 5
2366
2367
2368
2369
2370#define SWDPIO_SHIFT 17
2371
2372
2373
2374
2375#define SWDPIO__EXT_SHIFT 4
2376
2377
2378
2379
2380#define ILOS_SHIFT 3
2381
2382#define RECEIVE_BUFFER_ALIGN_SIZE (256)
2383
2384
2385#define LINK_UP_TIMEOUT 500
2386
2387
2388#define AUTO_READ_DONE_TIMEOUT 10
2389
2390#define PHY_CFG_TIMEOUT 100
2391
2392#define E1000_TX_BUFFER_SIZE ((u32)1514)
2393
2394
2395#define CARRIER_EXTENSION 0x0F
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424#define TBI_ACCEPT(adapter, status, errors, length, last_byte) \
2425 ((adapter)->tbi_compatibility_on && \
2426 (((errors) & E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) && \
2427 ((last_byte) == CARRIER_EXTENSION) && \
2428 (((status) & E1000_RXD_STAT_VP) ? \
2429 (((length) > ((adapter)->min_frame_size - VLAN_TAG_SIZE)) && \
2430 ((length) <= ((adapter)->max_frame_size + 1))) : \
2431 (((length) > (adapter)->min_frame_size) && \
2432 ((length) <= ((adapter)->max_frame_size + VLAN_TAG_SIZE + 1)))))
2433
2434
2435
2436
2437
2438
2439#define E1000_CTRL_PHY_RESET_DIR E1000_CTRL_SWDPIO0
2440#define E1000_CTRL_PHY_RESET E1000_CTRL_SWDPIN0
2441#define E1000_CTRL_MDIO_DIR E1000_CTRL_SWDPIO2
2442#define E1000_CTRL_MDIO E1000_CTRL_SWDPIN2
2443#define E1000_CTRL_MDC_DIR E1000_CTRL_SWDPIO3
2444#define E1000_CTRL_MDC E1000_CTRL_SWDPIN3
2445#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR
2446#define E1000_CTRL_PHY_RESET4 E1000_CTRL_EXT_SDP4_DATA
2447
2448
2449
2450#define PHY_CTRL 0x00
2451#define PHY_STATUS 0x01
2452#define PHY_ID1 0x02
2453#define PHY_ID2 0x03
2454#define PHY_AUTONEG_ADV 0x04
2455#define PHY_LP_ABILITY 0x05
2456#define PHY_AUTONEG_EXP 0x06
2457#define PHY_NEXT_PAGE_TX 0x07
2458#define PHY_LP_NEXT_PAGE 0x08
2459#define PHY_1000T_CTRL 0x09
2460#define PHY_1000T_STATUS 0x0A
2461#define PHY_EXT_STATUS 0x0F
2462
2463#define MAX_PHY_REG_ADDRESS 0x1F
2464#define MAX_PHY_MULTI_PAGE_REG 0xF
2465
2466
2467#define M88E1000_PHY_SPEC_CTRL 0x10
2468#define M88E1000_PHY_SPEC_STATUS 0x11
2469#define M88E1000_INT_ENABLE 0x12
2470#define M88E1000_INT_STATUS 0x13
2471#define M88E1000_EXT_PHY_SPEC_CTRL 0x14
2472#define M88E1000_RX_ERR_CNTR 0x15
2473
2474#define M88E1000_PHY_EXT_CTRL 0x1A
2475#define M88E1000_PHY_PAGE_SELECT 0x1D
2476#define M88E1000_PHY_GEN_CONTROL 0x1E
2477#define M88E1000_PHY_VCO_REG_BIT8 0x100
2478#define M88E1000_PHY_VCO_REG_BIT11 0x800
2479
2480#define IGP01E1000_IEEE_REGS_PAGE 0x0000
2481#define IGP01E1000_IEEE_RESTART_AUTONEG 0x3300
2482#define IGP01E1000_IEEE_FORCE_GIGA 0x0140
2483
2484
2485#define IGP01E1000_PHY_PORT_CONFIG 0x10
2486#define IGP01E1000_PHY_PORT_STATUS 0x11
2487#define IGP01E1000_PHY_PORT_CTRL 0x12
2488#define IGP01E1000_PHY_LINK_HEALTH 0x13
2489#define IGP01E1000_GMII_FIFO 0x14
2490#define IGP01E1000_PHY_CHANNEL_QUALITY 0x15
2491#define IGP02E1000_PHY_POWER_MGMT 0x19
2492#define IGP01E1000_PHY_PAGE_SELECT 0x1F
2493
2494
2495#define IGP01E1000_PHY_AGC_A 0x1172
2496#define IGP01E1000_PHY_AGC_B 0x1272
2497#define IGP01E1000_PHY_AGC_C 0x1472
2498#define IGP01E1000_PHY_AGC_D 0x1872
2499
2500
2501#define IGP02E1000_PHY_AGC_A 0x11B1
2502#define IGP02E1000_PHY_AGC_B 0x12B1
2503#define IGP02E1000_PHY_AGC_C 0x14B1
2504#define IGP02E1000_PHY_AGC_D 0x18B1
2505
2506
2507#define IGP01E1000_PHY_DSP_RESET 0x1F33
2508#define IGP01E1000_PHY_DSP_SET 0x1F71
2509#define IGP01E1000_PHY_DSP_FFE 0x1F35
2510
2511#define IGP01E1000_PHY_CHANNEL_NUM 4
2512#define IGP02E1000_PHY_CHANNEL_NUM 4
2513
2514#define IGP01E1000_PHY_AGC_PARAM_A 0x1171
2515#define IGP01E1000_PHY_AGC_PARAM_B 0x1271
2516#define IGP01E1000_PHY_AGC_PARAM_C 0x1471
2517#define IGP01E1000_PHY_AGC_PARAM_D 0x1871
2518
2519#define IGP01E1000_PHY_EDAC_MU_INDEX 0xC000
2520#define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS 0x8000
2521
2522#define IGP01E1000_PHY_ANALOG_TX_STATE 0x2890
2523#define IGP01E1000_PHY_ANALOG_CLASS_A 0x2000
2524#define IGP01E1000_PHY_FORCE_ANALOG_ENABLE 0x0004
2525#define IGP01E1000_PHY_DSP_FFE_CM_CP 0x0069
2526
2527#define IGP01E1000_PHY_DSP_FFE_DEFAULT 0x002A
2528
2529
2530#define IGP01E1000_PHY_PCS_INIT_REG 0x00B4
2531#define IGP01E1000_PHY_PCS_CTRL_REG 0x00B5
2532
2533#define IGP01E1000_ANALOG_REGS_PAGE 0x20C0
2534
2535
2536#define MII_CR_SPEED_SELECT_MSB 0x0040
2537#define MII_CR_COLL_TEST_ENABLE 0x0080
2538#define MII_CR_FULL_DUPLEX 0x0100
2539#define MII_CR_RESTART_AUTO_NEG 0x0200
2540#define MII_CR_ISOLATE 0x0400
2541#define MII_CR_POWER_DOWN 0x0800
2542#define MII_CR_AUTO_NEG_EN 0x1000
2543#define MII_CR_SPEED_SELECT_LSB 0x2000
2544#define MII_CR_LOOPBACK 0x4000
2545#define MII_CR_RESET 0x8000
2546
2547
2548#define MII_SR_EXTENDED_CAPS 0x0001
2549#define MII_SR_JABBER_DETECT 0x0002
2550#define MII_SR_LINK_STATUS 0x0004
2551#define MII_SR_AUTONEG_CAPS 0x0008
2552#define MII_SR_REMOTE_FAULT 0x0010
2553#define MII_SR_AUTONEG_COMPLETE 0x0020
2554#define MII_SR_PREAMBLE_SUPPRESS 0x0040
2555#define MII_SR_EXTENDED_STATUS 0x0100
2556#define MII_SR_100T2_HD_CAPS 0x0200
2557#define MII_SR_100T2_FD_CAPS 0x0400
2558#define MII_SR_10T_HD_CAPS 0x0800
2559#define MII_SR_10T_FD_CAPS 0x1000
2560#define MII_SR_100X_HD_CAPS 0x2000
2561#define MII_SR_100X_FD_CAPS 0x4000
2562#define MII_SR_100T4_CAPS 0x8000
2563
2564
2565#define NWAY_AR_SELECTOR_FIELD 0x0001
2566#define NWAY_AR_10T_HD_CAPS 0x0020
2567#define NWAY_AR_10T_FD_CAPS 0x0040
2568#define NWAY_AR_100TX_HD_CAPS 0x0080
2569#define NWAY_AR_100TX_FD_CAPS 0x0100
2570#define NWAY_AR_100T4_CAPS 0x0200
2571#define NWAY_AR_PAUSE 0x0400
2572#define NWAY_AR_ASM_DIR 0x0800
2573#define NWAY_AR_REMOTE_FAULT 0x2000
2574#define NWAY_AR_NEXT_PAGE 0x8000
2575
2576
2577#define NWAY_LPAR_SELECTOR_FIELD 0x0000
2578#define NWAY_LPAR_10T_HD_CAPS 0x0020
2579#define NWAY_LPAR_10T_FD_CAPS 0x0040
2580#define NWAY_LPAR_100TX_HD_CAPS 0x0080
2581#define NWAY_LPAR_100TX_FD_CAPS 0x0100
2582#define NWAY_LPAR_100T4_CAPS 0x0200
2583#define NWAY_LPAR_PAUSE 0x0400
2584#define NWAY_LPAR_ASM_DIR 0x0800
2585#define NWAY_LPAR_REMOTE_FAULT 0x2000
2586#define NWAY_LPAR_ACKNOWLEDGE 0x4000
2587#define NWAY_LPAR_NEXT_PAGE 0x8000
2588
2589
2590#define NWAY_ER_LP_NWAY_CAPS 0x0001
2591#define NWAY_ER_PAGE_RXD 0x0002
2592#define NWAY_ER_NEXT_PAGE_CAPS 0x0004
2593#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008
2594#define NWAY_ER_PAR_DETECT_FAULT 0x0010
2595
2596
2597#define NPTX_MSG_CODE_FIELD 0x0001
2598#define NPTX_TOGGLE 0x0800
2599
2600
2601#define NPTX_ACKNOWLDGE2 0x1000
2602
2603
2604#define NPTX_MSG_PAGE 0x2000
2605#define NPTX_NEXT_PAGE 0x8000
2606
2607
2608
2609
2610#define LP_RNPR_MSG_CODE_FIELD 0x0001
2611#define LP_RNPR_TOGGLE 0x0800
2612
2613
2614#define LP_RNPR_ACKNOWLDGE2 0x1000
2615
2616
2617#define LP_RNPR_MSG_PAGE 0x2000
2618#define LP_RNPR_ACKNOWLDGE 0x4000
2619#define LP_RNPR_NEXT_PAGE 0x8000
2620
2621
2622
2623
2624#define CR_1000T_ASYM_PAUSE 0x0080
2625#define CR_1000T_HD_CAPS 0x0100
2626#define CR_1000T_FD_CAPS 0x0200
2627#define CR_1000T_REPEATER_DTE 0x0400
2628
2629#define CR_1000T_MS_VALUE 0x0800
2630
2631#define CR_1000T_MS_ENABLE 0x1000
2632
2633#define CR_1000T_TEST_MODE_NORMAL 0x0000
2634#define CR_1000T_TEST_MODE_1 0x2000
2635#define CR_1000T_TEST_MODE_2 0x4000
2636#define CR_1000T_TEST_MODE_3 0x6000
2637#define CR_1000T_TEST_MODE_4 0x8000
2638
2639
2640#define SR_1000T_IDLE_ERROR_CNT 0x00FF
2641#define SR_1000T_ASYM_PAUSE_DIR 0x0100
2642#define SR_1000T_LP_HD_CAPS 0x0400
2643#define SR_1000T_LP_FD_CAPS 0x0800
2644#define SR_1000T_REMOTE_RX_STATUS 0x1000
2645#define SR_1000T_LOCAL_RX_STATUS 0x2000
2646#define SR_1000T_MS_CONFIG_RES 0x4000
2647#define SR_1000T_MS_CONFIG_FAULT 0x8000
2648#define SR_1000T_REMOTE_RX_STATUS_SHIFT 12
2649#define SR_1000T_LOCAL_RX_STATUS_SHIFT 13
2650#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT 5
2651#define FFE_IDLE_ERR_COUNT_TIMEOUT_20 20
2652#define FFE_IDLE_ERR_COUNT_TIMEOUT_100 100
2653
2654
2655#define IEEE_ESR_1000T_HD_CAPS 0x1000
2656#define IEEE_ESR_1000T_FD_CAPS 0x2000
2657#define IEEE_ESR_1000X_HD_CAPS 0x4000
2658#define IEEE_ESR_1000X_FD_CAPS 0x8000
2659
2660#define PHY_TX_POLARITY_MASK 0x0100
2661#define PHY_TX_NORMAL_POLARITY 0
2662
2663#define AUTO_POLARITY_DISABLE 0x0010
2664
2665
2666
2667#define M88E1000_PSCR_JABBER_DISABLE 0x0001
2668#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002
2669#define M88E1000_PSCR_SQE_TEST 0x0004
2670#define M88E1000_PSCR_CLK125_DISABLE 0x0010
2671
2672
2673#define M88E1000_PSCR_MDI_MANUAL_MODE 0x0000
2674
2675#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020
2676#define M88E1000_PSCR_AUTO_X_1000T 0x0040
2677
2678
2679
2680#define M88E1000_PSCR_AUTO_X_MODE 0x0060
2681
2682
2683#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE 0x0080
2684
2685
2686
2687#define M88E1000_PSCR_MII_5BIT_ENABLE 0x0100
2688
2689
2690#define M88E1000_PSCR_SCRAMBLER_DISABLE 0x0200
2691#define M88E1000_PSCR_FORCE_LINK_GOOD 0x0400
2692#define M88E1000_PSCR_ASSERT_CRS_ON_TX 0x0800
2693
2694#define M88E1000_PSCR_POLARITY_REVERSAL_SHIFT 1
2695#define M88E1000_PSCR_AUTO_X_MODE_SHIFT 5
2696#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7
2697
2698
2699#define M88E1000_PSSR_JABBER 0x0001
2700#define M88E1000_PSSR_REV_POLARITY 0x0002
2701#define M88E1000_PSSR_DOWNSHIFT 0x0020
2702#define M88E1000_PSSR_MDIX 0x0040
2703#define M88E1000_PSSR_CABLE_LENGTH 0x0380
2704
2705#define M88E1000_PSSR_LINK 0x0400
2706#define M88E1000_PSSR_SPD_DPLX_RESOLVED 0x0800
2707#define M88E1000_PSSR_PAGE_RCVD 0x1000
2708#define M88E1000_PSSR_DPLX 0x2000
2709#define M88E1000_PSSR_SPEED 0xC000
2710#define M88E1000_PSSR_10MBS 0x0000
2711#define M88E1000_PSSR_100MBS 0x4000
2712#define M88E1000_PSSR_1000MBS 0x8000
2713
2714#define M88E1000_PSSR_REV_POLARITY_SHIFT 1
2715#define M88E1000_PSSR_DOWNSHIFT_SHIFT 5
2716#define M88E1000_PSSR_MDIX_SHIFT 6
2717#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7
2718
2719
2720#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000
2721#define M88E1000_EPSCR_DOWN_NO_IDLE 0x8000
2722
2723
2724
2725
2726
2727
2728#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
2729#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X 0x0000
2730#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X 0x0400
2731#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X 0x0800
2732#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X 0x0C00
2733
2734
2735#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK 0x0300
2736#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS 0x0000
2737#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X 0x0100
2738#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X 0x0200
2739#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X 0x0300
2740#define M88E1000_EPSCR_TX_CLK_2_5 0x0060
2741#define M88E1000_EPSCR_TX_CLK_25 0x0070
2742#define M88E1000_EPSCR_TX_CLK_0 0x0000
2743
2744
2745#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK 0x0E00
2746#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X 0x0000
2747#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X 0x0200
2748#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X 0x0400
2749#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X 0x0600
2750#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X 0x0800
2751#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X 0x0A00
2752#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X 0x0C00
2753#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X 0x0E00
2754
2755
2756#define IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT 0x0010
2757#define IGP01E1000_PSCFR_PRE_EN 0x0020
2758#define IGP01E1000_PSCFR_SMART_SPEED 0x0080
2759#define IGP01E1000_PSCFR_DISABLE_TPLOOPBACK 0x0100
2760#define IGP01E1000_PSCFR_DISABLE_JABBER 0x0400
2761#define IGP01E1000_PSCFR_DISABLE_TRANSMIT 0x2000
2762
2763
2764#define IGP01E1000_PSSR_AUTONEG_FAILED 0x0001
2765#define IGP01E1000_PSSR_POLARITY_REVERSED 0x0002
2766#define IGP01E1000_PSSR_CABLE_LENGTH 0x007C
2767#define IGP01E1000_PSSR_FULL_DUPLEX 0x0200
2768#define IGP01E1000_PSSR_LINK_UP 0x0400
2769#define IGP01E1000_PSSR_MDIX 0x0800
2770#define IGP01E1000_PSSR_SPEED_MASK 0xC000
2771#define IGP01E1000_PSSR_SPEED_10MBPS 0x4000
2772#define IGP01E1000_PSSR_SPEED_100MBPS 0x8000
2773#define IGP01E1000_PSSR_SPEED_1000MBPS 0xC000
2774#define IGP01E1000_PSSR_CABLE_LENGTH_SHIFT 0x0002
2775#define IGP01E1000_PSSR_MDIX_SHIFT 0x000B
2776
2777
2778#define IGP01E1000_PSCR_TP_LOOPBACK 0x0010
2779#define IGP01E1000_PSCR_CORRECT_NC_SCMBLR 0x0200
2780#define IGP01E1000_PSCR_TEN_CRS_SELECT 0x0400
2781#define IGP01E1000_PSCR_FLIP_CHIP 0x0800
2782#define IGP01E1000_PSCR_AUTO_MDIX 0x1000
2783#define IGP01E1000_PSCR_FORCE_MDI_MDIX 0x2000
2784
2785
2786#define IGP01E1000_PLHR_SS_DOWNGRADE 0x8000
2787#define IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR 0x4000
2788#define IGP01E1000_PLHR_MASTER_FAULT 0x2000
2789#define IGP01E1000_PLHR_MASTER_RESOLUTION 0x1000
2790#define IGP01E1000_PLHR_GIG_REM_RCVR_NOK 0x0800
2791#define IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW 0x0400
2792#define IGP01E1000_PLHR_DATA_ERR_1 0x0200
2793#define IGP01E1000_PLHR_DATA_ERR_0 0x0100
2794#define IGP01E1000_PLHR_AUTONEG_FAULT 0x0040
2795#define IGP01E1000_PLHR_AUTONEG_ACTIVE 0x0010
2796#define IGP01E1000_PLHR_VALID_CHANNEL_D 0x0008
2797#define IGP01E1000_PLHR_VALID_CHANNEL_C 0x0004
2798#define IGP01E1000_PLHR_VALID_CHANNEL_B 0x0002
2799#define IGP01E1000_PLHR_VALID_CHANNEL_A 0x0001
2800
2801
2802#define IGP01E1000_MSE_CHANNEL_D 0x000F
2803#define IGP01E1000_MSE_CHANNEL_C 0x00F0
2804#define IGP01E1000_MSE_CHANNEL_B 0x0F00
2805#define IGP01E1000_MSE_CHANNEL_A 0xF000
2806
2807#define IGP02E1000_PM_SPD 0x0001
2808#define IGP02E1000_PM_D3_LPLU 0x0004
2809#define IGP02E1000_PM_D0_LPLU 0x0002
2810
2811
2812#define DSP_RESET_ENABLE 0x0
2813#define DSP_RESET_DISABLE 0x2
2814#define E1000_MAX_DSP_RESETS 10
2815
2816
2817
2818#define IGP01E1000_AGC_LENGTH_SHIFT 7
2819#define IGP02E1000_AGC_LENGTH_SHIFT 9
2820
2821
2822#define IGP02E1000_AGC_LENGTH_MASK 0x7F
2823
2824
2825#define IGP01E1000_AGC_LENGTH_TABLE_SIZE 128
2826#define IGP02E1000_AGC_LENGTH_TABLE_SIZE 113
2827
2828
2829#define IGP01E1000_AGC_RANGE 10
2830#define IGP02E1000_AGC_RANGE 15
2831
2832
2833
2834#define IGP01E1000_PHY_POLARITY_MASK 0x0078
2835
2836
2837#define IGP01E1000_GMII_FLEX_SPD 0x10
2838
2839#define IGP01E1000_GMII_SPD 0x20
2840
2841
2842#define IGP01E1000_ANALOG_SPARE_FUSE_STATUS 0x20D1
2843#define IGP01E1000_ANALOG_FUSE_STATUS 0x20D0
2844#define IGP01E1000_ANALOG_FUSE_CONTROL 0x20DC
2845#define IGP01E1000_ANALOG_FUSE_BYPASS 0x20DE
2846
2847#define IGP01E1000_ANALOG_FUSE_POLY_MASK 0xF000
2848#define IGP01E1000_ANALOG_FUSE_FINE_MASK 0x0F80
2849#define IGP01E1000_ANALOG_FUSE_COARSE_MASK 0x0070
2850#define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED 0x0100
2851#define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL 0x0002
2852
2853#define IGP01E1000_ANALOG_FUSE_COARSE_THRESH 0x0040
2854#define IGP01E1000_ANALOG_FUSE_COARSE_10 0x0010
2855#define IGP01E1000_ANALOG_FUSE_FINE_1 0x0080
2856#define IGP01E1000_ANALOG_FUSE_FINE_10 0x0500
2857
2858
2859
2860
2861
2862#define M88_VENDOR 0x0141
2863#define M88E1000_E_PHY_ID 0x01410C50
2864#define M88E1000_I_PHY_ID 0x01410C30
2865#define M88E1011_I_PHY_ID 0x01410C20
2866#define IGP01E1000_I_PHY_ID 0x02A80380
2867#define M88E1000_12_PHY_ID M88E1000_E_PHY_ID
2868#define M88E1000_14_PHY_ID M88E1000_E_PHY_ID
2869#define M88E1011_I_REV_4 0x04
2870#define M88E1111_I_PHY_ID 0x01410CC0
2871#define L1LXT971A_PHY_ID 0x001378E0
2872
2873
2874
2875
2876
2877#define PHY_PAGE_SHIFT 5
2878#define PHY_REG(page, reg) \
2879 (((page) << PHY_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
2880
2881#define IGP3_PHY_PORT_CTRL \
2882 PHY_REG(769, 17)
2883#define IGP3_PHY_RATE_ADAPT_CTRL \
2884 PHY_REG(769, 25)
2885
2886#define IGP3_KMRN_FIFO_CTRL_STATS \
2887 PHY_REG(770, 16)
2888#define IGP3_KMRN_POWER_MNG_CTRL \
2889 PHY_REG(770, 17)
2890#define IGP3_KMRN_INBAND_CTRL \
2891 PHY_REG(770, 18)
2892#define IGP3_KMRN_DIAG \
2893 PHY_REG(770, 19)
2894#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002
2895#define IGP3_KMRN_ACK_TIMEOUT \
2896 PHY_REG(770, 20)
2897
2898#define IGP3_VR_CTRL \
2899 PHY_REG(776, 18)
2900#define IGP3_VR_CTRL_MODE_SHUT 0x0200
2901#define IGP3_VR_CTRL_MODE_MASK 0x0300
2902
2903#define IGP3_CAPABILITY \
2904 PHY_REG(776, 19)
2905
2906
2907#define IGP3_CAP_INITIATE_TEAM 0x0001
2908#define IGP3_CAP_WFM 0x0002
2909#define IGP3_CAP_ASF 0x0004
2910#define IGP3_CAP_LPLU 0x0008
2911#define IGP3_CAP_DC_AUTO_SPEED 0x0010
2912#define IGP3_CAP_SPD 0x0020
2913#define IGP3_CAP_MULT_QUEUE 0x0040
2914#define IGP3_CAP_RSS 0x0080
2915#define IGP3_CAP_8021PQ 0x0100
2916#define IGP3_CAP_AMT_CB 0x0200
2917
2918#define IGP3_PPC_JORDAN_EN 0x0001
2919#define IGP3_PPC_JORDAN_GIGA_SPEED 0x0002
2920
2921#define IGP3_KMRN_PMC_EE_IDLE_LINK_DIS 0x0001
2922#define IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK 0x001E
2923#define IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA 0x0020
2924#define IGP3_KMRN_PMC_K0S_MODE1_EN_100 0x0040
2925
2926#define IGP3E1000_PHY_MISC_CTRL 0x1B
2927#define IGP3_PHY_MISC_DUPLEX_MANUAL_SET 0x1000
2928
2929#define IGP3_KMRN_EXT_CTRL PHY_REG(770, 18)
2930#define IGP3_KMRN_EC_DIS_INBAND 0x0080
2931
2932#define IGP03E1000_E_PHY_ID 0x02A80390
2933#define IFE_E_PHY_ID 0x02A80330
2934#define IFE_PLUS_E_PHY_ID 0x02A80320
2935#define IFE_C_E_PHY_ID 0x02A80310
2936
2937#define IFE_PHY_EXTENDED_STATUS_CONTROL 0x10
2938#define IFE_PHY_SPECIAL_CONTROL 0x11
2939#define IFE_PHY_RCV_FALSE_CARRIER 0x13
2940#define IFE_PHY_RCV_DISCONNECT 0x14
2941#define IFE_PHY_RCV_ERROT_FRAME 0x15
2942#define IFE_PHY_RCV_SYMBOL_ERR 0x16
2943#define IFE_PHY_PREM_EOF_ERR 0x17
2944#define IFE_PHY_RCV_EOF_ERR 0x18
2945#define IFE_PHY_TX_JABBER_DETECT 0x19
2946#define IFE_PHY_EQUALIZER 0x1A
2947#define IFE_PHY_SPECIAL_CONTROL_LED 0x1B
2948#define IFE_PHY_MDIX_CONTROL 0x1C
2949#define IFE_PHY_HWI_CONTROL 0x1D
2950
2951#define IFE_PESC_REDUCED_POWER_DOWN_DISABLE 0x2000
2952#define IFE_PESC_100BTX_POWER_DOWN 0x0400
2953#define IFE_PESC_10BTX_POWER_DOWN 0x0200
2954#define IFE_PESC_POLARITY_REVERSED 0x0100
2955#define IFE_PESC_PHY_ADDR_MASK 0x007C
2956#define IFE_PESC_SPEED 0x0002
2957#define IFE_PESC_DUPLEX 0x0001
2958#define IFE_PESC_POLARITY_REVERSED_SHIFT 8
2959
2960#define IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN 0x0100
2961#define IFE_PSC_FORCE_POLARITY 0x0020
2962#define IFE_PSC_AUTO_POLARITY_DISABLE 0x0010
2963#define IFE_PSC_JABBER_FUNC_DISABLE 0x0001
2964#define IFE_PSC_FORCE_POLARITY_SHIFT 5
2965#define IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT 4
2966
2967#define IFE_PMC_AUTO_MDIX 0x0080
2968#define IFE_PMC_FORCE_MDIX 0x0040
2969#define IFE_PMC_MDIX_STATUS 0x0020
2970#define IFE_PMC_AUTO_MDIX_COMPLETE 0x0010
2971#define IFE_PMC_MDIX_MODE_SHIFT 6
2972#define IFE_PHC_MDIX_RESET_ALL_MASK 0x0000
2973
2974#define IFE_PHC_HWI_ENABLE 0x8000
2975#define IFE_PHC_ABILITY_CHECK 0x4000
2976#define IFE_PHC_TEST_EXEC 0x2000
2977#define IFE_PHC_HIGHZ 0x0200
2978#define IFE_PHC_LOWZ 0x0400
2979#define IFE_PHC_LOW_HIGH_Z_MASK 0x0600
2980#define IFE_PHC_DISTANCE_MASK 0x01FF
2981#define IFE_PHC_RESET_ALL_MASK 0x0000
2982#define IFE_PSCL_PROBE_MODE 0x0020
2983#define IFE_PSCL_PROBE_LEDS_OFF 0x0006
2984#define IFE_PSCL_PROBE_LEDS_ON 0x0007
2985
2986#define ICH_FLASH_COMMAND_TIMEOUT 5000
2987#define ICH_FLASH_ERASE_TIMEOUT 3000000
2988#define ICH_FLASH_CYCLE_REPEAT_COUNT 10
2989#define ICH_FLASH_SEG_SIZE_256 256
2990#define ICH_FLASH_SEG_SIZE_4K 4096
2991#define ICH_FLASH_SEG_SIZE_64K 65536
2992
2993#define ICH_CYCLE_READ 0x0
2994#define ICH_CYCLE_RESERVED 0x1
2995#define ICH_CYCLE_WRITE 0x2
2996#define ICH_CYCLE_ERASE 0x3
2997
2998#define ICH_FLASH_GFPREG 0x0000
2999#define ICH_FLASH_HSFSTS 0x0004
3000#define ICH_FLASH_HSFCTL 0x0006
3001#define ICH_FLASH_FADDR 0x0008
3002#define ICH_FLASH_FDATA0 0x0010
3003#define ICH_FLASH_FRACC 0x0050
3004#define ICH_FLASH_FREG0 0x0054
3005#define ICH_FLASH_FREG1 0x0058
3006#define ICH_FLASH_FREG2 0x005C
3007#define ICH_FLASH_FREG3 0x0060
3008#define ICH_FLASH_FPR0 0x0074
3009#define ICH_FLASH_FPR1 0x0078
3010#define ICH_FLASH_SSFSTS 0x0090
3011#define ICH_FLASH_SSFCTL 0x0092
3012#define ICH_FLASH_PREOP 0x0094
3013#define ICH_FLASH_OPTYPE 0x0096
3014#define ICH_FLASH_OPMENU 0x0098
3015
3016#define ICH_FLASH_REG_MAPSIZE 0x00A0
3017#define ICH_FLASH_SECTOR_SIZE 4096
3018#define ICH_GFPREG_BASE_MASK 0x1FFF
3019#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF
3020
3021
3022#define PHY_PREAMBLE 0xFFFFFFFF
3023#define PHY_SOF 0x01
3024#define PHY_OP_READ 0x02
3025#define PHY_OP_WRITE 0x01
3026#define PHY_TURNAROUND 0x02
3027#define PHY_PREAMBLE_SIZE 32
3028#define MII_CR_SPEED_1000 0x0040
3029#define MII_CR_SPEED_100 0x2000
3030#define MII_CR_SPEED_10 0x0000
3031#define E1000_PHY_ADDRESS 0x01
3032#define PHY_AUTO_NEG_TIME 45
3033#define PHY_FORCE_TIME 20
3034#define PHY_REVISION_MASK 0xFFFFFFF0
3035#define DEVICE_SPEED_MASK 0x00000300
3036#define REG4_SPEED_MASK 0x01E0
3037#define REG9_SPEED_MASK 0x0300
3038#define ADVERTISE_10_HALF 0x0001
3039#define ADVERTISE_10_FULL 0x0002
3040#define ADVERTISE_100_HALF 0x0004
3041#define ADVERTISE_100_FULL 0x0008
3042#define ADVERTISE_1000_HALF 0x0010
3043#define ADVERTISE_1000_FULL 0x0020
3044#define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F
3045#define AUTONEG_ADVERTISE_10_100_ALL 0x000F
3046#define AUTONEG_ADVERTISE_10_ALL 0x0003
3047
3048#endif
3049