1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31#ifndef _LINUX_TOPIC_H
32#define _LINUX_TOPIC_H
33
34
35
36#define TOPIC_SOCKET_CONTROL 0x0090
37#define TOPIC_SCR_IRQSEL 0x00000001
38
39#define TOPIC_SLOT_CONTROL 0x00a0
40#define TOPIC_SLOT_SLOTON 0x80
41#define TOPIC_SLOT_SLOTEN 0x40
42#define TOPIC_SLOT_ID_LOCK 0x20
43#define TOPIC_SLOT_ID_WP 0x10
44#define TOPIC_SLOT_PORT_MASK 0x0c
45#define TOPIC_SLOT_PORT_SHIFT 2
46#define TOPIC_SLOT_OFS_MASK 0x03
47
48#define TOPIC_CARD_CONTROL 0x00a1
49#define TOPIC_CCR_INTB 0x20
50#define TOPIC_CCR_INTA 0x10
51#define TOPIC_CCR_CLOCK 0x0c
52#define TOPIC_CCR_PCICLK 0x0c
53#define TOPIC_CCR_PCICLK_2 0x08
54#define TOPIC_CCR_CCLK 0x04
55
56#define TOPIC97_INT_CONTROL 0x00a1
57#define TOPIC97_ICR_INTB 0x20
58#define TOPIC97_ICR_INTA 0x10
59#define TOPIC97_ICR_STSIRQNP 0x04
60#define TOPIC97_ICR_IRQNP 0x02
61#define TOPIC97_ICR_IRQSEL 0x01
62
63#define TOPIC_CARD_DETECT 0x00a3
64#define TOPIC_CDR_MODE_PC32 0x80
65#define TOPIC_CDR_VS1 0x04
66#define TOPIC_CDR_VS2 0x02
67#define TOPIC_CDR_SW_DETECT 0x01
68
69#define TOPIC_REGISTER_CONTROL 0x00a4
70#define TOPIC_RCR_RESUME_RESET 0x80000000
71#define TOPIC_RCR_REMOVE_RESET 0x40000000
72#define TOPIC97_RCR_CLKRUN_ENA 0x20000000
73#define TOPIC97_RCR_TESTMODE 0x10000000
74#define TOPIC97_RCR_IOPLUP 0x08000000
75#define TOPIC_RCR_BUFOFF_PWROFF 0x02000000
76#define TOPIC_RCR_BUFOFF_SIGOFF 0x01000000
77#define TOPIC97_RCR_CB_DEV_MASK 0x0000f800
78#define TOPIC97_RCR_CB_DEV_SHIFT 11
79#define TOPIC97_RCR_RI_DISABLE 0x00000004
80#define TOPIC97_RCR_CAUDIO_OFF 0x00000002
81#define TOPIC_RCR_CAUDIO_INVERT 0x00000001
82
83#define TOPIC97_MISC1 0x00ad
84#define TOPIC97_MISC1_CLOCKRUN_ENABLE 0x80
85#define TOPIC97_MISC1_CLOCKRUN_MODE 0x40
86#define TOPIC97_MISC1_DETECT_REQ_ENA 0x10
87#define TOPIC97_MISC1_SCK_CLEAR_DIS 0x04
88#define TOPIC97_MISC1_R2_LOW_ENABLE 0x10
89
90#define TOPIC97_MISC2 0x00ae
91#define TOPIC97_MISC2_SPWRCLK_MASK 0x70
92#define TOPIC97_MISC2_SPWRMOD 0x08
93#define TOPIC97_MISC2_SPWR_ENABLE 0x04
94#define TOPIC97_MISC2_ZV_MODE 0x02
95#define TOPIC97_MISC2_ZV_ENABLE 0x01
96
97#define TOPIC97_ZOOM_VIDEO_CONTROL 0x009c
98#define TOPIC97_ZV_CONTROL_ENABLE 0x01
99
100#define TOPIC97_AUDIO_VIDEO_SWITCH 0x003c
101#define TOPIC97_AVS_AUDIO_CONTROL 0x02
102#define TOPIC97_AVS_VIDEO_CONTROL 0x01
103
104#define TOPIC_EXCA_IF_CONTROL 0x3e
105#define TOPIC_EXCA_IFC_33V_ENA 0x01
106
107static void topic97_zoom_video(struct pcmcia_socket *sock, int onoff)
108{
109 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
110 u8 reg_zv, reg;
111
112 reg_zv = config_readb(socket, TOPIC97_ZOOM_VIDEO_CONTROL);
113 if (onoff) {
114 reg_zv |= TOPIC97_ZV_CONTROL_ENABLE;
115 config_writeb(socket, TOPIC97_ZOOM_VIDEO_CONTROL, reg_zv);
116
117 reg = config_readb(socket, TOPIC97_MISC2);
118 reg |= TOPIC97_MISC2_ZV_ENABLE;
119 config_writeb(socket, TOPIC97_MISC2, reg);
120
121
122#if 0
123 reg = config_readb(socket, TOPIC97_AUDIO_VIDEO_SWITCH);
124 reg |= TOPIC97_AVS_AUDIO_CONTROL | TOPIC97_AVS_VIDEO_CONTROL;
125 config_writeb(socket, TOPIC97_AUDIO_VIDEO_SWITCH, reg);
126#endif
127 }
128 else {
129 reg_zv &= ~TOPIC97_ZV_CONTROL_ENABLE;
130 config_writeb(socket, TOPIC97_ZOOM_VIDEO_CONTROL, reg_zv);
131 }
132
133}
134
135static int topic97_override(struct yenta_socket *socket)
136{
137
138 socket->socket.zoom_video = topic97_zoom_video;
139 return 0;
140}
141
142
143static int topic95_override(struct yenta_socket *socket)
144{
145 u8 fctrl;
146
147
148 fctrl = exca_readb(socket, TOPIC_EXCA_IF_CONTROL);
149 exca_writeb(socket, TOPIC_EXCA_IF_CONTROL, fctrl | TOPIC_EXCA_IFC_33V_ENA);
150
151
152 socket->flags |= YENTA_16BIT_POWER_EXCA | YENTA_16BIT_POWER_DF;
153
154 return 0;
155}
156
157#endif
158