1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18#include <linux/sched.h>
19#include <linux/kernel.h>
20#include <linux/pci.h>
21#include <linux/ptrace.h>
22#include <linux/interrupt.h>
23#include <linux/mm.h>
24#include <linux/init.h>
25#include <linux/ioport.h>
26#include <linux/irq.h>
27#include <linux/io.h>
28
29#include <asm/mach/pci.h>
30#include <asm/hardware/it8152.h>
31
32#define MAX_SLOTS 21
33
34static void it8152_mask_irq(struct irq_data *d)
35{
36 unsigned int irq = d->irq;
37
38 if (irq >= IT8152_LD_IRQ(0)) {
39 __raw_writel((__raw_readl(IT8152_INTC_LDCNIMR) |
40 (1 << (irq - IT8152_LD_IRQ(0)))),
41 IT8152_INTC_LDCNIMR);
42 } else if (irq >= IT8152_LP_IRQ(0)) {
43 __raw_writel((__raw_readl(IT8152_INTC_LPCNIMR) |
44 (1 << (irq - IT8152_LP_IRQ(0)))),
45 IT8152_INTC_LPCNIMR);
46 } else if (irq >= IT8152_PD_IRQ(0)) {
47 __raw_writel((__raw_readl(IT8152_INTC_PDCNIMR) |
48 (1 << (irq - IT8152_PD_IRQ(0)))),
49 IT8152_INTC_PDCNIMR);
50 }
51}
52
53static void it8152_unmask_irq(struct irq_data *d)
54{
55 unsigned int irq = d->irq;
56
57 if (irq >= IT8152_LD_IRQ(0)) {
58 __raw_writel((__raw_readl(IT8152_INTC_LDCNIMR) &
59 ~(1 << (irq - IT8152_LD_IRQ(0)))),
60 IT8152_INTC_LDCNIMR);
61 } else if (irq >= IT8152_LP_IRQ(0)) {
62 __raw_writel((__raw_readl(IT8152_INTC_LPCNIMR) &
63 ~(1 << (irq - IT8152_LP_IRQ(0)))),
64 IT8152_INTC_LPCNIMR);
65 } else if (irq >= IT8152_PD_IRQ(0)) {
66 __raw_writel((__raw_readl(IT8152_INTC_PDCNIMR) &
67 ~(1 << (irq - IT8152_PD_IRQ(0)))),
68 IT8152_INTC_PDCNIMR);
69 }
70}
71
72static struct irq_chip it8152_irq_chip = {
73 .name = "it8152",
74 .irq_ack = it8152_mask_irq,
75 .irq_mask = it8152_mask_irq,
76 .irq_unmask = it8152_unmask_irq,
77};
78
79void it8152_init_irq(void)
80{
81 int irq;
82
83 __raw_writel((0xffff), IT8152_INTC_PDCNIMR);
84 __raw_writel((0), IT8152_INTC_PDCNIRR);
85 __raw_writel((0xffff), IT8152_INTC_LPCNIMR);
86 __raw_writel((0), IT8152_INTC_LPCNIRR);
87 __raw_writel((0xffff), IT8152_INTC_LDCNIMR);
88 __raw_writel((0), IT8152_INTC_LDCNIRR);
89
90 for (irq = IT8152_IRQ(0); irq <= IT8152_LAST_IRQ; irq++) {
91 set_irq_chip(irq, &it8152_irq_chip);
92 set_irq_handler(irq, handle_level_irq);
93 set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
94 }
95}
96
97void it8152_irq_demux(unsigned int irq, struct irq_desc *desc)
98{
99 int bits_pd, bits_lp, bits_ld;
100 int i;
101
102 while (1) {
103
104 bits_pd = __raw_readl(IT8152_INTC_PDCNIRR);
105 bits_lp = __raw_readl(IT8152_INTC_LPCNIRR);
106 bits_ld = __raw_readl(IT8152_INTC_LDCNIRR);
107
108
109 __raw_writel((~bits_pd), IT8152_INTC_PDCNIRR);
110 __raw_writel((~bits_lp), IT8152_INTC_LPCNIRR);
111 __raw_writel((~bits_ld), IT8152_INTC_LDCNIRR);
112
113 if (!(bits_ld | bits_lp | bits_pd)) {
114
115
116 bits_pd = __raw_readl(IT8152_INTC_PDCNIRR);
117 bits_lp = __raw_readl(IT8152_INTC_LPCNIRR);
118 bits_ld = __raw_readl(IT8152_INTC_LDCNIRR);
119 if (!(bits_ld | bits_lp | bits_pd))
120 return;
121 }
122
123 bits_pd &= ((1 << IT8152_PD_IRQ_COUNT) - 1);
124 while (bits_pd) {
125 i = __ffs(bits_pd);
126 generic_handle_irq(IT8152_PD_IRQ(i));
127 bits_pd &= ~(1 << i);
128 }
129
130 bits_lp &= ((1 << IT8152_LP_IRQ_COUNT) - 1);
131 while (bits_lp) {
132 i = __ffs(bits_lp);
133 generic_handle_irq(IT8152_LP_IRQ(i));
134 bits_lp &= ~(1 << i);
135 }
136
137 bits_ld &= ((1 << IT8152_LD_IRQ_COUNT) - 1);
138 while (bits_ld) {
139 i = __ffs(bits_ld);
140 generic_handle_irq(IT8152_LD_IRQ(i));
141 bits_ld &= ~(1 << i);
142 }
143 }
144}
145
146
147int __init it8152_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
148{
149 if ((dev->vendor == PCI_VENDOR_ID_ITE) &&
150 (dev->device == PCI_DEVICE_ID_ITE_8152)) {
151 if ((dev->class >> 8) == PCI_CLASS_MULTIMEDIA_AUDIO)
152 return IT8152_AUDIO_INT;
153 if ((dev->class >> 8) == PCI_CLASS_SERIAL_USB)
154 return IT8152_USB_INT;
155 if ((dev->class >> 8) == PCI_CLASS_SYSTEM_DMA)
156 return IT8152_CDMA_INT;
157 }
158
159 return 0;
160}
161
162static unsigned long it8152_pci_dev_base_address(struct pci_bus *bus,
163 unsigned int devfn)
164{
165 unsigned long addr = 0;
166
167 if (bus->number == 0) {
168 if (devfn < PCI_DEVFN(MAX_SLOTS, 0))
169 addr = (devfn << 8);
170 } else
171 addr = (bus->number << 16) | (devfn << 8);
172
173 return addr;
174}
175
176static int it8152_pci_read_config(struct pci_bus *bus,
177 unsigned int devfn, int where,
178 int size, u32 *value)
179{
180 unsigned long addr = it8152_pci_dev_base_address(bus, devfn);
181 u32 v;
182 int shift;
183
184 shift = (where & 3);
185
186 __raw_writel((addr + where), IT8152_PCI_CFG_ADDR);
187 v = (__raw_readl(IT8152_PCI_CFG_DATA) >> (8 * (shift)));
188
189 *value = v;
190
191 return PCIBIOS_SUCCESSFUL;
192}
193
194static int it8152_pci_write_config(struct pci_bus *bus,
195 unsigned int devfn, int where,
196 int size, u32 value)
197{
198 unsigned long addr = it8152_pci_dev_base_address(bus, devfn);
199 u32 v, vtemp, mask = 0;
200 int shift;
201
202 if (size == 1)
203 mask = 0xff;
204 if (size == 2)
205 mask = 0xffff;
206
207 shift = (where & 3);
208
209 __raw_writel((addr + where), IT8152_PCI_CFG_ADDR);
210 vtemp = __raw_readl(IT8152_PCI_CFG_DATA);
211
212 if (mask)
213 vtemp &= ~(mask << (8 * shift));
214 else
215 vtemp = 0;
216
217 v = (value << (8 * shift));
218 __raw_writel((addr + where), IT8152_PCI_CFG_ADDR);
219 __raw_writel((v | vtemp), IT8152_PCI_CFG_DATA);
220
221 return PCIBIOS_SUCCESSFUL;
222}
223
224static struct pci_ops it8152_ops = {
225 .read = it8152_pci_read_config,
226 .write = it8152_pci_write_config,
227};
228
229static struct resource it8152_io = {
230 .name = "IT8152 PCI I/O region",
231 .flags = IORESOURCE_IO,
232};
233
234static struct resource it8152_mem = {
235 .name = "IT8152 PCI memory region",
236 .start = 0x10000000,
237 .end = 0x13e00000,
238 .flags = IORESOURCE_MEM,
239};
240
241
242
243
244
245
246
247
248
249
250
251static int it8152_pci_platform_notify(struct device *dev)
252{
253 if (dev->bus == &pci_bus_type) {
254 if (dev->dma_mask)
255 *dev->dma_mask = (SZ_64M - 1) | PHYS_OFFSET;
256 dev->coherent_dma_mask = (SZ_64M - 1) | PHYS_OFFSET;
257 dmabounce_register_dev(dev, 2048, 4096);
258 }
259 return 0;
260}
261
262static int it8152_pci_platform_notify_remove(struct device *dev)
263{
264 if (dev->bus == &pci_bus_type)
265 dmabounce_unregister_dev(dev);
266
267 return 0;
268}
269
270int dma_needs_bounce(struct device *dev, dma_addr_t dma_addr, size_t size)
271{
272 dev_dbg(dev, "%s: dma_addr %08x, size %08x\n",
273 __func__, dma_addr, size);
274 return (dev->bus == &pci_bus_type) &&
275 ((dma_addr + size - PHYS_OFFSET) >= SZ_64M);
276}
277
278int dma_set_coherent_mask(struct device *dev, u64 mask)
279{
280 if (mask >= PHYS_OFFSET + SZ_64M - 1)
281 return 0;
282
283 return -EIO;
284}
285
286int __init it8152_pci_setup(int nr, struct pci_sys_data *sys)
287{
288 it8152_io.start = IT8152_IO_BASE + 0x12000;
289 it8152_io.end = IT8152_IO_BASE + 0x12000 + 0x100000;
290
291 sys->mem_offset = 0x10000000;
292 sys->io_offset = IT8152_IO_BASE;
293
294 if (request_resource(&ioport_resource, &it8152_io)) {
295 printk(KERN_ERR "PCI: unable to allocate IO region\n");
296 goto err0;
297 }
298 if (request_resource(&iomem_resource, &it8152_mem)) {
299 printk(KERN_ERR "PCI: unable to allocate memory region\n");
300 goto err1;
301 }
302
303 sys->resource[0] = &it8152_io;
304 sys->resource[1] = &it8152_mem;
305
306 if (platform_notify || platform_notify_remove) {
307 printk(KERN_ERR "PCI: Can't use platform_notify\n");
308 goto err2;
309 }
310
311 platform_notify = it8152_pci_platform_notify;
312 platform_notify_remove = it8152_pci_platform_notify_remove;
313
314 return 1;
315
316err2:
317 release_resource(&it8152_io);
318err1:
319 release_resource(&it8152_mem);
320err0:
321 return -EBUSY;
322}
323
324
325
326
327
328
329unsigned int pcibios_max_latency = 255;
330
331void pcibios_set_master(struct pci_dev *dev)
332{
333 u8 lat;
334
335
336 if ((dev->vendor == PCI_VENDOR_ID_ITE) &&
337 (dev->device == PCI_DEVICE_ID_ITE_8152) &&
338 ((dev->class >> 8) == PCI_CLASS_SERIAL_USB))
339 return;
340
341 pci_read_config_byte(dev, PCI_LATENCY_TIMER, &lat);
342 if (lat < 16)
343 lat = (64 <= pcibios_max_latency) ? 64 : pcibios_max_latency;
344 else if (lat > pcibios_max_latency)
345 lat = pcibios_max_latency;
346 else
347 return;
348 printk(KERN_DEBUG "PCI: Setting latency timer of device %s to %d\n",
349 pci_name(dev), lat);
350 pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat);
351}
352
353
354struct pci_bus * __init it8152_pci_scan_bus(int nr, struct pci_sys_data *sys)
355{
356 return pci_scan_bus(nr, &it8152_ops, sys);
357}
358
359EXPORT_SYMBOL(dma_set_coherent_mask);
360
