1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#include <linux/delay.h>
30#include <linux/device.h>
31#include <linux/dmaengine.h>
32#include <linux/highmem.h>
33#include <linux/interrupt.h>
34#include <linux/io.h>
35#include <linux/irq.h>
36#include <linux/mfd/core.h>
37#include <linux/mfd/tmio.h>
38#include <linux/mmc/host.h>
39#include <linux/module.h>
40#include <linux/pagemap.h>
41#include <linux/scatterlist.h>
42#include <linux/workqueue.h>
43#include <linux/spinlock.h>
44
45#define CTL_SD_CMD 0x00
46#define CTL_ARG_REG 0x04
47#define CTL_STOP_INTERNAL_ACTION 0x08
48#define CTL_XFER_BLK_COUNT 0xa
49#define CTL_RESPONSE 0x0c
50#define CTL_STATUS 0x1c
51#define CTL_IRQ_MASK 0x20
52#define CTL_SD_CARD_CLK_CTL 0x24
53#define CTL_SD_XFER_LEN 0x26
54#define CTL_SD_MEM_CARD_OPT 0x28
55#define CTL_SD_ERROR_DETAIL_STATUS 0x2c
56#define CTL_SD_DATA_PORT 0x30
57#define CTL_TRANSACTION_CTL 0x34
58#define CTL_SDIO_STATUS 0x36
59#define CTL_SDIO_IRQ_MASK 0x38
60#define CTL_RESET_SD 0xe0
61#define CTL_SDIO_REGS 0x100
62#define CTL_CLK_AND_WAIT_CTL 0x138
63#define CTL_RESET_SDIO 0x1e0
64
65
66#define TMIO_STAT_CMDRESPEND 0x00000001
67#define TMIO_STAT_DATAEND 0x00000004
68#define TMIO_STAT_CARD_REMOVE 0x00000008
69#define TMIO_STAT_CARD_INSERT 0x00000010
70#define TMIO_STAT_SIGSTATE 0x00000020
71#define TMIO_STAT_WRPROTECT 0x00000080
72#define TMIO_STAT_CARD_REMOVE_A 0x00000100
73#define TMIO_STAT_CARD_INSERT_A 0x00000200
74#define TMIO_STAT_SIGSTATE_A 0x00000400
75#define TMIO_STAT_CMD_IDX_ERR 0x00010000
76#define TMIO_STAT_CRCFAIL 0x00020000
77#define TMIO_STAT_STOPBIT_ERR 0x00040000
78#define TMIO_STAT_DATATIMEOUT 0x00080000
79#define TMIO_STAT_RXOVERFLOW 0x00100000
80#define TMIO_STAT_TXUNDERRUN 0x00200000
81#define TMIO_STAT_CMDTIMEOUT 0x00400000
82#define TMIO_STAT_RXRDY 0x01000000
83#define TMIO_STAT_TXRQ 0x02000000
84#define TMIO_STAT_ILL_FUNC 0x20000000
85#define TMIO_STAT_CMD_BUSY 0x40000000
86#define TMIO_STAT_ILL_ACCESS 0x80000000
87
88
89#define TMIO_SDIO_STAT_IOIRQ 0x0001
90#define TMIO_SDIO_STAT_EXPUB52 0x4000
91#define TMIO_SDIO_STAT_EXWT 0x8000
92#define TMIO_SDIO_MASK_ALL 0xc007
93
94
95
96#define TMIO_MASK_ALL 0x837f031d
97#define TMIO_MASK_READOP (TMIO_STAT_RXRDY | TMIO_STAT_DATAEND)
98#define TMIO_MASK_WRITEOP (TMIO_STAT_TXRQ | TMIO_STAT_DATAEND)
99#define TMIO_MASK_CMD (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT | \
100 TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT)
101#define TMIO_MASK_IRQ (TMIO_MASK_READOP | TMIO_MASK_WRITEOP | TMIO_MASK_CMD)
102
103#define enable_mmc_irqs(host, i) \
104 do { \
105 u32 mask;\
106 mask = sd_ctrl_read32((host), CTL_IRQ_MASK); \
107 mask &= ~((i) & TMIO_MASK_IRQ); \
108 sd_ctrl_write32((host), CTL_IRQ_MASK, mask); \
109 } while (0)
110
111#define disable_mmc_irqs(host, i) \
112 do { \
113 u32 mask;\
114 mask = sd_ctrl_read32((host), CTL_IRQ_MASK); \
115 mask |= ((i) & TMIO_MASK_IRQ); \
116 sd_ctrl_write32((host), CTL_IRQ_MASK, mask); \
117 } while (0)
118
119#define ack_mmc_irqs(host, i) \
120 do { \
121 sd_ctrl_write32((host), CTL_STATUS, ~(i)); \
122 } while (0)
123
124
125#define MAX_ALIGN 4
126
127struct tmio_mmc_host {
128 void __iomem *ctl;
129 unsigned long bus_shift;
130 struct mmc_command *cmd;
131 struct mmc_request *mrq;
132 struct mmc_data *data;
133 struct mmc_host *mmc;
134 int irq;
135 unsigned int sdio_irq_enabled;
136
137
138 void (*set_pwr)(struct platform_device *host, int state);
139 void (*set_clk_div)(struct platform_device *host, int state);
140
141
142 struct scatterlist *sg_ptr;
143 struct scatterlist *sg_orig;
144 unsigned int sg_len;
145 unsigned int sg_off;
146
147 struct platform_device *pdev;
148
149
150 struct dma_chan *chan_rx;
151 struct dma_chan *chan_tx;
152 struct tasklet_struct dma_complete;
153 struct tasklet_struct dma_issue;
154#ifdef CONFIG_TMIO_MMC_DMA
155 unsigned int dma_sglen;
156 u8 bounce_buf[PAGE_CACHE_SIZE] __attribute__((aligned(MAX_ALIGN)));
157 struct scatterlist bounce_sg;
158#endif
159
160
161 struct delayed_work delayed_reset_work;
162 spinlock_t lock;
163 unsigned long last_req_ts;
164};
165
166static void tmio_check_bounce_buffer(struct tmio_mmc_host *host);
167
168static u16 sd_ctrl_read16(struct tmio_mmc_host *host, int addr)
169{
170 return readw(host->ctl + (addr << host->bus_shift));
171}
172
173static void sd_ctrl_read16_rep(struct tmio_mmc_host *host, int addr,
174 u16 *buf, int count)
175{
176 readsw(host->ctl + (addr << host->bus_shift), buf, count);
177}
178
179static u32 sd_ctrl_read32(struct tmio_mmc_host *host, int addr)
180{
181 return readw(host->ctl + (addr << host->bus_shift)) |
182 readw(host->ctl + ((addr + 2) << host->bus_shift)) << 16;
183}
184
185static void sd_ctrl_write16(struct tmio_mmc_host *host, int addr, u16 val)
186{
187 writew(val, host->ctl + (addr << host->bus_shift));
188}
189
190static void sd_ctrl_write16_rep(struct tmio_mmc_host *host, int addr,
191 u16 *buf, int count)
192{
193 writesw(host->ctl + (addr << host->bus_shift), buf, count);
194}
195
196static void sd_ctrl_write32(struct tmio_mmc_host *host, int addr, u32 val)
197{
198 writew(val, host->ctl + (addr << host->bus_shift));
199 writew(val >> 16, host->ctl + ((addr + 2) << host->bus_shift));
200}
201
202static void tmio_mmc_init_sg(struct tmio_mmc_host *host, struct mmc_data *data)
203{
204 host->sg_len = data->sg_len;
205 host->sg_ptr = data->sg;
206 host->sg_orig = data->sg;
207 host->sg_off = 0;
208}
209
210static int tmio_mmc_next_sg(struct tmio_mmc_host *host)
211{
212 host->sg_ptr = sg_next(host->sg_ptr);
213 host->sg_off = 0;
214 return --host->sg_len;
215}
216
217static char *tmio_mmc_kmap_atomic(struct scatterlist *sg, unsigned long *flags)
218{
219 local_irq_save(*flags);
220 return kmap_atomic(sg_page(sg), KM_BIO_SRC_IRQ) + sg->offset;
221}
222
223static void tmio_mmc_kunmap_atomic(void *virt, unsigned long *flags)
224{
225 kunmap_atomic(virt, KM_BIO_SRC_IRQ);
226 local_irq_restore(*flags);
227}
228
229#ifdef CONFIG_MMC_DEBUG
230
231#define STATUS_TO_TEXT(a) \
232 do { \
233 if (status & TMIO_STAT_##a) \
234 printk(#a); \
235 } while (0)
236
237void pr_debug_status(u32 status)
238{
239 printk(KERN_DEBUG "status: %08x = ", status);
240 STATUS_TO_TEXT(CARD_REMOVE);
241 STATUS_TO_TEXT(CARD_INSERT);
242 STATUS_TO_TEXT(SIGSTATE);
243 STATUS_TO_TEXT(WRPROTECT);
244 STATUS_TO_TEXT(CARD_REMOVE_A);
245 STATUS_TO_TEXT(CARD_INSERT_A);
246 STATUS_TO_TEXT(SIGSTATE_A);
247 STATUS_TO_TEXT(CMD_IDX_ERR);
248 STATUS_TO_TEXT(STOPBIT_ERR);
249 STATUS_TO_TEXT(ILL_FUNC);
250 STATUS_TO_TEXT(CMD_BUSY);
251 STATUS_TO_TEXT(CMDRESPEND);
252 STATUS_TO_TEXT(DATAEND);
253 STATUS_TO_TEXT(CRCFAIL);
254 STATUS_TO_TEXT(DATATIMEOUT);
255 STATUS_TO_TEXT(CMDTIMEOUT);
256 STATUS_TO_TEXT(RXOVERFLOW);
257 STATUS_TO_TEXT(TXUNDERRUN);
258 STATUS_TO_TEXT(RXRDY);
259 STATUS_TO_TEXT(TXRQ);
260 STATUS_TO_TEXT(ILL_ACCESS);
261 printk("\n");
262}
263
264#else
265#define pr_debug_status(s) do { } while (0)
266#endif
267
268static void tmio_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable)
269{
270 struct tmio_mmc_host *host = mmc_priv(mmc);
271
272 if (enable) {
273 host->sdio_irq_enabled = 1;
274 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0001);
275 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK,
276 (TMIO_SDIO_MASK_ALL & ~TMIO_SDIO_STAT_IOIRQ));
277 } else {
278 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, TMIO_SDIO_MASK_ALL);
279 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0000);
280 host->sdio_irq_enabled = 0;
281 }
282}
283
284static void tmio_mmc_set_clock(struct tmio_mmc_host *host, int new_clock)
285{
286 u32 clk = 0, clock;
287
288 if (new_clock) {
289 for (clock = host->mmc->f_min, clk = 0x80000080;
290 new_clock >= (clock<<1); clk >>= 1)
291 clock <<= 1;
292 clk |= 0x100;
293 }
294
295 if (host->set_clk_div)
296 host->set_clk_div(host->pdev, (clk>>22) & 1);
297
298 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, clk & 0x1ff);
299}
300
301static void tmio_mmc_clk_stop(struct tmio_mmc_host *host)
302{
303 struct mfd_cell *cell = host->pdev->dev.platform_data;
304 struct tmio_mmc_data *pdata = cell->driver_data;
305
306
307
308
309
310
311
312 if (pdata->flags & TMIO_MMC_SDIO_IRQ)
313 disable_irq(host->irq);
314 sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0000);
315 msleep(10);
316 if (pdata->flags & TMIO_MMC_SDIO_IRQ) {
317 tmio_mmc_enable_sdio_irq(host->mmc, host->sdio_irq_enabled);
318 enable_irq(host->irq);
319 }
320 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, ~0x0100 &
321 sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
322 msleep(10);
323}
324
325static void tmio_mmc_clk_start(struct tmio_mmc_host *host)
326{
327 struct mfd_cell *cell = host->pdev->dev.platform_data;
328 struct tmio_mmc_data *pdata = cell->driver_data;
329
330 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, 0x0100 |
331 sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
332 msleep(10);
333
334 if (pdata->flags & TMIO_MMC_SDIO_IRQ)
335 disable_irq(host->irq);
336 sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0100);
337 msleep(10);
338 if (pdata->flags & TMIO_MMC_SDIO_IRQ) {
339 tmio_mmc_enable_sdio_irq(host->mmc, host->sdio_irq_enabled);
340 enable_irq(host->irq);
341 }
342}
343
344static void reset(struct tmio_mmc_host *host)
345{
346
347 sd_ctrl_write16(host, CTL_RESET_SD, 0x0000);
348 sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0000);
349 msleep(10);
350 sd_ctrl_write16(host, CTL_RESET_SD, 0x0001);
351 sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0001);
352 msleep(10);
353}
354
355static void tmio_mmc_reset_work(struct work_struct *work)
356{
357 struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host,
358 delayed_reset_work.work);
359 struct mmc_request *mrq;
360 unsigned long flags;
361
362 spin_lock_irqsave(&host->lock, flags);
363 mrq = host->mrq;
364
365
366 if (!mrq
367 || time_is_after_jiffies(host->last_req_ts +
368 msecs_to_jiffies(2000))) {
369 spin_unlock_irqrestore(&host->lock, flags);
370 return;
371 }
372
373 dev_warn(&host->pdev->dev,
374 "timeout waiting for hardware interrupt (CMD%u)\n",
375 mrq->cmd->opcode);
376
377 if (host->data)
378 host->data->error = -ETIMEDOUT;
379 else if (host->cmd)
380 host->cmd->error = -ETIMEDOUT;
381 else
382 mrq->cmd->error = -ETIMEDOUT;
383
384 host->cmd = NULL;
385 host->data = NULL;
386 host->mrq = NULL;
387
388 spin_unlock_irqrestore(&host->lock, flags);
389
390 reset(host);
391
392 mmc_request_done(host->mmc, mrq);
393}
394
395static void
396tmio_mmc_finish_request(struct tmio_mmc_host *host)
397{
398 struct mmc_request *mrq = host->mrq;
399
400 if (!mrq)
401 return;
402
403 host->mrq = NULL;
404 host->cmd = NULL;
405 host->data = NULL;
406
407 cancel_delayed_work(&host->delayed_reset_work);
408
409 mmc_request_done(host->mmc, mrq);
410}
411
412
413
414#define APP_CMD 0x0040
415#define RESP_NONE 0x0300
416#define RESP_R1 0x0400
417#define RESP_R1B 0x0500
418#define RESP_R2 0x0600
419#define RESP_R3 0x0700
420#define DATA_PRESENT 0x0800
421#define TRANSFER_READ 0x1000
422#define TRANSFER_MULTI 0x2000
423#define SECURITY_CMD 0x4000
424
425static int
426tmio_mmc_start_command(struct tmio_mmc_host *host, struct mmc_command *cmd)
427{
428 struct mmc_data *data = host->data;
429 int c = cmd->opcode;
430
431
432 if (cmd->opcode == 12 && !cmd->arg) {
433 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x001);
434 return 0;
435 }
436
437 switch (mmc_resp_type(cmd)) {
438 case MMC_RSP_NONE: c |= RESP_NONE; break;
439 case MMC_RSP_R1: c |= RESP_R1; break;
440 case MMC_RSP_R1B: c |= RESP_R1B; break;
441 case MMC_RSP_R2: c |= RESP_R2; break;
442 case MMC_RSP_R3: c |= RESP_R3; break;
443 default:
444 pr_debug("Unknown response type %d\n", mmc_resp_type(cmd));
445 return -EINVAL;
446 }
447
448 host->cmd = cmd;
449
450
451
452
453
454
455 if (data) {
456 c |= DATA_PRESENT;
457 if (data->blocks > 1) {
458 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x100);
459 c |= TRANSFER_MULTI;
460 }
461 if (data->flags & MMC_DATA_READ)
462 c |= TRANSFER_READ;
463 }
464
465 enable_mmc_irqs(host, TMIO_MASK_CMD);
466
467
468 sd_ctrl_write32(host, CTL_ARG_REG, cmd->arg);
469 sd_ctrl_write16(host, CTL_SD_CMD, c);
470
471 return 0;
472}
473
474
475
476
477
478
479static void tmio_mmc_pio_irq(struct tmio_mmc_host *host)
480{
481 struct mmc_data *data = host->data;
482 void *sg_virt;
483 unsigned short *buf;
484 unsigned int count;
485 unsigned long flags;
486
487 if (!data) {
488 pr_debug("Spurious PIO IRQ\n");
489 return;
490 }
491
492 sg_virt = tmio_mmc_kmap_atomic(host->sg_ptr, &flags);
493 buf = (unsigned short *)(sg_virt + host->sg_off);
494
495 count = host->sg_ptr->length - host->sg_off;
496 if (count > data->blksz)
497 count = data->blksz;
498
499 pr_debug("count: %08x offset: %08x flags %08x\n",
500 count, host->sg_off, data->flags);
501
502
503 if (data->flags & MMC_DATA_READ)
504 sd_ctrl_read16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
505 else
506 sd_ctrl_write16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
507
508 host->sg_off += count;
509
510 tmio_mmc_kunmap_atomic(sg_virt, &flags);
511
512 if (host->sg_off == host->sg_ptr->length)
513 tmio_mmc_next_sg(host);
514
515 return;
516}
517
518
519static void tmio_mmc_do_data_irq(struct tmio_mmc_host *host)
520{
521 struct mmc_data *data = host->data;
522 struct mmc_command *stop;
523
524 host->data = NULL;
525
526 if (!data) {
527 dev_warn(&host->pdev->dev, "Spurious data end IRQ\n");
528 return;
529 }
530 stop = data->stop;
531
532
533 if (!data->error)
534 data->bytes_xfered = data->blocks * data->blksz;
535 else
536 data->bytes_xfered = 0;
537
538 pr_debug("Completed data request\n");
539
540
541
542
543
544
545
546
547
548
549 if (data->flags & MMC_DATA_READ) {
550 if (!host->chan_rx)
551 disable_mmc_irqs(host, TMIO_MASK_READOP);
552 else
553 tmio_check_bounce_buffer(host);
554 dev_dbg(&host->pdev->dev, "Complete Rx request %p\n",
555 host->mrq);
556 } else {
557 if (!host->chan_tx)
558 disable_mmc_irqs(host, TMIO_MASK_WRITEOP);
559 dev_dbg(&host->pdev->dev, "Complete Tx request %p\n",
560 host->mrq);
561 }
562
563 if (stop) {
564 if (stop->opcode == 12 && !stop->arg)
565 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0x000);
566 else
567 BUG();
568 }
569
570 tmio_mmc_finish_request(host);
571}
572
573static void tmio_mmc_data_irq(struct tmio_mmc_host *host)
574{
575 struct mmc_data *data;
576 spin_lock(&host->lock);
577 data = host->data;
578
579 if (!data)
580 goto out;
581
582 if (host->chan_tx && (data->flags & MMC_DATA_WRITE)) {
583
584
585
586
587
588
589
590
591 if (!(sd_ctrl_read32(host, CTL_STATUS) & TMIO_STAT_CMD_BUSY)) {
592 disable_mmc_irqs(host, TMIO_STAT_DATAEND);
593 tasklet_schedule(&host->dma_complete);
594 }
595 } else if (host->chan_rx && (data->flags & MMC_DATA_READ)) {
596 disable_mmc_irqs(host, TMIO_STAT_DATAEND);
597 tasklet_schedule(&host->dma_complete);
598 } else {
599 tmio_mmc_do_data_irq(host);
600 }
601out:
602 spin_unlock(&host->lock);
603}
604
605static void tmio_mmc_cmd_irq(struct tmio_mmc_host *host,
606 unsigned int stat)
607{
608 struct mmc_command *cmd = host->cmd;
609 int i, addr;
610
611 spin_lock(&host->lock);
612
613 if (!host->cmd) {
614 pr_debug("Spurious CMD irq\n");
615 goto out;
616 }
617
618 host->cmd = NULL;
619
620
621
622
623
624
625 for (i = 3, addr = CTL_RESPONSE ; i >= 0 ; i--, addr += 4)
626 cmd->resp[i] = sd_ctrl_read32(host, addr);
627
628 if (cmd->flags & MMC_RSP_136) {
629 cmd->resp[0] = (cmd->resp[0] << 8) | (cmd->resp[1] >> 24);
630 cmd->resp[1] = (cmd->resp[1] << 8) | (cmd->resp[2] >> 24);
631 cmd->resp[2] = (cmd->resp[2] << 8) | (cmd->resp[3] >> 24);
632 cmd->resp[3] <<= 8;
633 } else if (cmd->flags & MMC_RSP_R3) {
634 cmd->resp[0] = cmd->resp[3];
635 }
636
637 if (stat & TMIO_STAT_CMDTIMEOUT)
638 cmd->error = -ETIMEDOUT;
639 else if (stat & TMIO_STAT_CRCFAIL && cmd->flags & MMC_RSP_CRC)
640 cmd->error = -EILSEQ;
641
642
643
644
645
646 if (host->data && !cmd->error) {
647 if (host->data->flags & MMC_DATA_READ) {
648 if (!host->chan_rx)
649 enable_mmc_irqs(host, TMIO_MASK_READOP);
650 } else {
651 if (!host->chan_tx)
652 enable_mmc_irqs(host, TMIO_MASK_WRITEOP);
653 else
654 tasklet_schedule(&host->dma_issue);
655 }
656 } else {
657 tmio_mmc_finish_request(host);
658 }
659
660out:
661 spin_unlock(&host->lock);
662
663 return;
664}
665
666static irqreturn_t tmio_mmc_irq(int irq, void *devid)
667{
668 struct tmio_mmc_host *host = devid;
669 struct mfd_cell *cell = host->pdev->dev.platform_data;
670 struct tmio_mmc_data *pdata = cell->driver_data;
671 unsigned int ireg, irq_mask, status;
672 unsigned int sdio_ireg, sdio_irq_mask, sdio_status;
673
674 pr_debug("MMC IRQ begin\n");
675
676 status = sd_ctrl_read32(host, CTL_STATUS);
677 irq_mask = sd_ctrl_read32(host, CTL_IRQ_MASK);
678 ireg = status & TMIO_MASK_IRQ & ~irq_mask;
679
680 sdio_ireg = 0;
681 if (!ireg && pdata->flags & TMIO_MMC_SDIO_IRQ) {
682 sdio_status = sd_ctrl_read16(host, CTL_SDIO_STATUS);
683 sdio_irq_mask = sd_ctrl_read16(host, CTL_SDIO_IRQ_MASK);
684 sdio_ireg = sdio_status & TMIO_SDIO_MASK_ALL & ~sdio_irq_mask;
685
686 sd_ctrl_write16(host, CTL_SDIO_STATUS, sdio_status & ~TMIO_SDIO_MASK_ALL);
687
688 if (sdio_ireg && !host->sdio_irq_enabled) {
689 pr_warning("tmio_mmc: Spurious SDIO IRQ, disabling! 0x%04x 0x%04x 0x%04x\n",
690 sdio_status, sdio_irq_mask, sdio_ireg);
691 tmio_mmc_enable_sdio_irq(host->mmc, 0);
692 goto out;
693 }
694
695 if (host->mmc->caps & MMC_CAP_SDIO_IRQ &&
696 sdio_ireg & TMIO_SDIO_STAT_IOIRQ)
697 mmc_signal_sdio_irq(host->mmc);
698
699 if (sdio_ireg)
700 goto out;
701 }
702
703 pr_debug_status(status);
704 pr_debug_status(ireg);
705
706 if (!ireg) {
707 disable_mmc_irqs(host, status & ~irq_mask);
708
709 pr_warning("tmio_mmc: Spurious irq, disabling! "
710 "0x%08x 0x%08x 0x%08x\n", status, irq_mask, ireg);
711 pr_debug_status(status);
712
713 goto out;
714 }
715
716 while (ireg) {
717
718 if (ireg & (TMIO_STAT_CARD_INSERT | TMIO_STAT_CARD_REMOVE)) {
719 ack_mmc_irqs(host, TMIO_STAT_CARD_INSERT |
720 TMIO_STAT_CARD_REMOVE);
721 mmc_detect_change(host->mmc, msecs_to_jiffies(100));
722 }
723
724
725
726
727
728
729
730 if (ireg & (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT)) {
731 ack_mmc_irqs(host,
732 TMIO_STAT_CMDRESPEND |
733 TMIO_STAT_CMDTIMEOUT);
734 tmio_mmc_cmd_irq(host, status);
735 }
736
737
738 if (ireg & (TMIO_STAT_RXRDY | TMIO_STAT_TXRQ)) {
739 ack_mmc_irqs(host, TMIO_STAT_RXRDY | TMIO_STAT_TXRQ);
740 tmio_mmc_pio_irq(host);
741 }
742
743
744 if (ireg & TMIO_STAT_DATAEND) {
745 ack_mmc_irqs(host, TMIO_STAT_DATAEND);
746 tmio_mmc_data_irq(host);
747 }
748
749
750 status = sd_ctrl_read32(host, CTL_STATUS);
751 irq_mask = sd_ctrl_read32(host, CTL_IRQ_MASK);
752 ireg = status & TMIO_MASK_IRQ & ~irq_mask;
753
754 pr_debug("Status at end of loop: %08x\n", status);
755 pr_debug_status(status);
756 }
757 pr_debug("MMC IRQ end\n");
758
759out:
760 return IRQ_HANDLED;
761}
762
763#ifdef CONFIG_TMIO_MMC_DMA
764static void tmio_check_bounce_buffer(struct tmio_mmc_host *host)
765{
766 if (host->sg_ptr == &host->bounce_sg) {
767 unsigned long flags;
768 void *sg_vaddr = tmio_mmc_kmap_atomic(host->sg_orig, &flags);
769 memcpy(sg_vaddr, host->bounce_buf, host->bounce_sg.length);
770 tmio_mmc_kunmap_atomic(sg_vaddr, &flags);
771 }
772}
773
774static void tmio_mmc_enable_dma(struct tmio_mmc_host *host, bool enable)
775{
776#if defined(CONFIG_SUPERH) || defined(CONFIG_ARCH_SHMOBILE)
777
778 sd_ctrl_write16(host, 0xd8, enable ? 2 : 0);
779#endif
780}
781
782static void tmio_dma_complete(void *arg)
783{
784 struct tmio_mmc_host *host = arg;
785
786 dev_dbg(&host->pdev->dev, "Command completed\n");
787
788 if (!host->data)
789 dev_warn(&host->pdev->dev, "NULL data in DMA completion!\n");
790 else
791 enable_mmc_irqs(host, TMIO_STAT_DATAEND);
792}
793
794static void tmio_mmc_start_dma_rx(struct tmio_mmc_host *host)
795{
796 struct scatterlist *sg = host->sg_ptr, *sg_tmp;
797 struct dma_async_tx_descriptor *desc = NULL;
798 struct dma_chan *chan = host->chan_rx;
799 struct mfd_cell *cell = host->pdev->dev.platform_data;
800 struct tmio_mmc_data *pdata = cell->driver_data;
801 dma_cookie_t cookie;
802 int ret, i;
803 bool aligned = true, multiple = true;
804 unsigned int align = (1 << pdata->dma->alignment_shift) - 1;
805
806 for_each_sg(sg, sg_tmp, host->sg_len, i) {
807 if (sg_tmp->offset & align)
808 aligned = false;
809 if (sg_tmp->length & align) {
810 multiple = false;
811 break;
812 }
813 }
814
815 if ((!aligned && (host->sg_len > 1 || sg->length > PAGE_CACHE_SIZE ||
816 align >= MAX_ALIGN)) || !multiple) {
817 ret = -EINVAL;
818 goto pio;
819 }
820
821
822 if (!aligned) {
823 sg_init_one(&host->bounce_sg, host->bounce_buf, sg->length);
824 host->sg_ptr = &host->bounce_sg;
825 sg = host->sg_ptr;
826 }
827
828 ret = dma_map_sg(&host->pdev->dev, sg, host->sg_len, DMA_FROM_DEVICE);
829 if (ret > 0) {
830 host->dma_sglen = ret;
831 desc = chan->device->device_prep_slave_sg(chan, sg, ret,
832 DMA_FROM_DEVICE, DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
833 }
834
835 if (desc) {
836 desc->callback = tmio_dma_complete;
837 desc->callback_param = host;
838 cookie = desc->tx_submit(desc);
839 if (cookie < 0) {
840 desc = NULL;
841 ret = cookie;
842 } else {
843 chan->device->device_issue_pending(chan);
844 }
845 }
846 dev_dbg(&host->pdev->dev, "%s(): mapped %d -> %d, cookie %d, rq %p\n",
847 __func__, host->sg_len, ret, cookie, host->mrq);
848
849pio:
850 if (!desc) {
851
852 if (ret >= 0)
853 ret = -EIO;
854 host->chan_rx = NULL;
855 dma_release_channel(chan);
856
857 chan = host->chan_tx;
858 if (chan) {
859 host->chan_tx = NULL;
860 dma_release_channel(chan);
861 }
862 dev_warn(&host->pdev->dev,
863 "DMA failed: %d, falling back to PIO\n", ret);
864 tmio_mmc_enable_dma(host, false);
865 }
866
867 dev_dbg(&host->pdev->dev, "%s(): desc %p, cookie %d, sg[%d]\n", __func__,
868 desc, cookie, host->sg_len);
869}
870
871static void tmio_mmc_start_dma_tx(struct tmio_mmc_host *host)
872{
873 struct scatterlist *sg = host->sg_ptr, *sg_tmp;
874 struct dma_async_tx_descriptor *desc = NULL;
875 struct dma_chan *chan = host->chan_tx;
876 struct mfd_cell *cell = host->pdev->dev.platform_data;
877 struct tmio_mmc_data *pdata = cell->driver_data;
878 dma_cookie_t cookie;
879 int ret, i;
880 bool aligned = true, multiple = true;
881 unsigned int align = (1 << pdata->dma->alignment_shift) - 1;
882
883 for_each_sg(sg, sg_tmp, host->sg_len, i) {
884 if (sg_tmp->offset & align)
885 aligned = false;
886 if (sg_tmp->length & align) {
887 multiple = false;
888 break;
889 }
890 }
891
892 if ((!aligned && (host->sg_len > 1 || sg->length > PAGE_CACHE_SIZE ||
893 align >= MAX_ALIGN)) || !multiple) {
894 ret = -EINVAL;
895 goto pio;
896 }
897
898
899 if (!aligned) {
900 unsigned long flags;
901 void *sg_vaddr = tmio_mmc_kmap_atomic(sg, &flags);
902 sg_init_one(&host->bounce_sg, host->bounce_buf, sg->length);
903 memcpy(host->bounce_buf, sg_vaddr, host->bounce_sg.length);
904 tmio_mmc_kunmap_atomic(sg_vaddr, &flags);
905 host->sg_ptr = &host->bounce_sg;
906 sg = host->sg_ptr;
907 }
908
909 ret = dma_map_sg(&host->pdev->dev, sg, host->sg_len, DMA_TO_DEVICE);
910 if (ret > 0) {
911 host->dma_sglen = ret;
912 desc = chan->device->device_prep_slave_sg(chan, sg, ret,
913 DMA_TO_DEVICE, DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
914 }
915
916 if (desc) {
917 desc->callback = tmio_dma_complete;
918 desc->callback_param = host;
919 cookie = desc->tx_submit(desc);
920 if (cookie < 0) {
921 desc = NULL;
922 ret = cookie;
923 }
924 }
925 dev_dbg(&host->pdev->dev, "%s(): mapped %d -> %d, cookie %d, rq %p\n",
926 __func__, host->sg_len, ret, cookie, host->mrq);
927
928pio:
929 if (!desc) {
930
931 if (ret >= 0)
932 ret = -EIO;
933 host->chan_tx = NULL;
934 dma_release_channel(chan);
935
936 chan = host->chan_rx;
937 if (chan) {
938 host->chan_rx = NULL;
939 dma_release_channel(chan);
940 }
941 dev_warn(&host->pdev->dev,
942 "DMA failed: %d, falling back to PIO\n", ret);
943 tmio_mmc_enable_dma(host, false);
944 }
945
946 dev_dbg(&host->pdev->dev, "%s(): desc %p, cookie %d\n", __func__,
947 desc, cookie);
948}
949
950static void tmio_mmc_start_dma(struct tmio_mmc_host *host,
951 struct mmc_data *data)
952{
953 if (data->flags & MMC_DATA_READ) {
954 if (host->chan_rx)
955 tmio_mmc_start_dma_rx(host);
956 } else {
957 if (host->chan_tx)
958 tmio_mmc_start_dma_tx(host);
959 }
960}
961
962static void tmio_issue_tasklet_fn(unsigned long priv)
963{
964 struct tmio_mmc_host *host = (struct tmio_mmc_host *)priv;
965 struct dma_chan *chan = host->chan_tx;
966
967 chan->device->device_issue_pending(chan);
968}
969
970static void tmio_tasklet_fn(unsigned long arg)
971{
972 struct tmio_mmc_host *host = (struct tmio_mmc_host *)arg;
973 unsigned long flags;
974
975 spin_lock_irqsave(&host->lock, flags);
976
977 if (!host->data)
978 goto out;
979
980 if (host->data->flags & MMC_DATA_READ)
981 dma_unmap_sg(&host->pdev->dev, host->sg_ptr, host->dma_sglen,
982 DMA_FROM_DEVICE);
983 else
984 dma_unmap_sg(&host->pdev->dev, host->sg_ptr, host->dma_sglen,
985 DMA_TO_DEVICE);
986
987 tmio_mmc_do_data_irq(host);
988out:
989 spin_unlock_irqrestore(&host->lock, flags);
990}
991
992
993static bool tmio_mmc_filter(struct dma_chan *chan, void *arg)
994{
995 dev_dbg(chan->device->dev, "%s: slave data %p\n", __func__, arg);
996 chan->private = arg;
997 return true;
998}
999
1000static void tmio_mmc_request_dma(struct tmio_mmc_host *host,
1001 struct tmio_mmc_data *pdata)
1002{
1003
1004 if (pdata->dma) {
1005 dma_cap_mask_t mask;
1006
1007 dma_cap_zero(mask);
1008 dma_cap_set(DMA_SLAVE, mask);
1009
1010 host->chan_tx = dma_request_channel(mask, tmio_mmc_filter,
1011 pdata->dma->chan_priv_tx);
1012 dev_dbg(&host->pdev->dev, "%s: TX: got channel %p\n", __func__,
1013 host->chan_tx);
1014
1015 if (!host->chan_tx)
1016 return;
1017
1018 host->chan_rx = dma_request_channel(mask, tmio_mmc_filter,
1019 pdata->dma->chan_priv_rx);
1020 dev_dbg(&host->pdev->dev, "%s: RX: got channel %p\n", __func__,
1021 host->chan_rx);
1022
1023 if (!host->chan_rx) {
1024 dma_release_channel(host->chan_tx);
1025 host->chan_tx = NULL;
1026 return;
1027 }
1028
1029 tasklet_init(&host->dma_complete, tmio_tasklet_fn, (unsigned long)host);
1030 tasklet_init(&host->dma_issue, tmio_issue_tasklet_fn, (unsigned long)host);
1031
1032 tmio_mmc_enable_dma(host, true);
1033 }
1034}
1035
1036static void tmio_mmc_release_dma(struct tmio_mmc_host *host)
1037{
1038 if (host->chan_tx) {
1039 struct dma_chan *chan = host->chan_tx;
1040 host->chan_tx = NULL;
1041 dma_release_channel(chan);
1042 }
1043 if (host->chan_rx) {
1044 struct dma_chan *chan = host->chan_rx;
1045 host->chan_rx = NULL;
1046 dma_release_channel(chan);
1047 }
1048}
1049#else
1050static void tmio_check_bounce_buffer(struct tmio_mmc_host *host)
1051{
1052}
1053
1054static void tmio_mmc_start_dma(struct tmio_mmc_host *host,
1055 struct mmc_data *data)
1056{
1057}
1058
1059static void tmio_mmc_request_dma(struct tmio_mmc_host *host,
1060 struct tmio_mmc_data *pdata)
1061{
1062 host->chan_tx = NULL;
1063 host->chan_rx = NULL;
1064}
1065
1066static void tmio_mmc_release_dma(struct tmio_mmc_host *host)
1067{
1068}
1069#endif
1070
1071static int tmio_mmc_start_data(struct tmio_mmc_host *host,
1072 struct mmc_data *data)
1073{
1074 struct mfd_cell *cell = host->pdev->dev.platform_data;
1075 struct tmio_mmc_data *pdata = cell->driver_data;
1076
1077 pr_debug("setup data transfer: blocksize %08x nr_blocks %d\n",
1078 data->blksz, data->blocks);
1079
1080
1081 if (host->mmc->ios.bus_width == MMC_BUS_WIDTH_4) {
1082 int blksz_2bytes = pdata->flags & TMIO_MMC_BLKSZ_2BYTES;
1083
1084 if (data->blksz < 2 || (data->blksz < 4 && !blksz_2bytes)) {
1085 pr_err("%s: %d byte block unsupported in 4 bit mode\n",
1086 mmc_hostname(host->mmc), data->blksz);
1087 return -EINVAL;
1088 }
1089 }
1090
1091 tmio_mmc_init_sg(host, data);
1092 host->data = data;
1093
1094
1095 sd_ctrl_write16(host, CTL_SD_XFER_LEN, data->blksz);
1096 sd_ctrl_write16(host, CTL_XFER_BLK_COUNT, data->blocks);
1097
1098 tmio_mmc_start_dma(host, data);
1099
1100 return 0;
1101}
1102
1103
1104static void tmio_mmc_request(struct mmc_host *mmc, struct mmc_request *mrq)
1105{
1106 struct tmio_mmc_host *host = mmc_priv(mmc);
1107 int ret;
1108
1109 if (host->mrq)
1110 pr_debug("request not null\n");
1111
1112 host->last_req_ts = jiffies;
1113 wmb();
1114 host->mrq = mrq;
1115
1116 if (mrq->data) {
1117 ret = tmio_mmc_start_data(host, mrq->data);
1118 if (ret)
1119 goto fail;
1120 }
1121
1122 ret = tmio_mmc_start_command(host, mrq->cmd);
1123 if (!ret) {
1124 schedule_delayed_work(&host->delayed_reset_work,
1125 msecs_to_jiffies(2000));
1126 return;
1127 }
1128
1129fail:
1130 host->mrq = NULL;
1131 mrq->cmd->error = ret;
1132 mmc_request_done(mmc, mrq);
1133}
1134
1135
1136
1137
1138
1139
1140
1141static void tmio_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
1142{
1143 struct tmio_mmc_host *host = mmc_priv(mmc);
1144
1145 if (ios->clock)
1146 tmio_mmc_set_clock(host, ios->clock);
1147
1148
1149 switch (ios->power_mode) {
1150 case MMC_POWER_OFF:
1151 if (host->set_pwr)
1152 host->set_pwr(host->pdev, 0);
1153 tmio_mmc_clk_stop(host);
1154 break;
1155 case MMC_POWER_ON:
1156 if (host->set_pwr)
1157 host->set_pwr(host->pdev, 1);
1158 break;
1159 case MMC_POWER_UP:
1160 tmio_mmc_clk_start(host);
1161 break;
1162 }
1163
1164 switch (ios->bus_width) {
1165 case MMC_BUS_WIDTH_1:
1166 sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, 0x80e0);
1167 break;
1168 case MMC_BUS_WIDTH_4:
1169 sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, 0x00e0);
1170 break;
1171 }
1172
1173
1174 udelay(140);
1175}
1176
1177static int tmio_mmc_get_ro(struct mmc_host *mmc)
1178{
1179 struct tmio_mmc_host *host = mmc_priv(mmc);
1180 struct mfd_cell *cell = host->pdev->dev.platform_data;
1181 struct tmio_mmc_data *pdata = cell->driver_data;
1182
1183 return ((pdata->flags & TMIO_MMC_WRPROTECT_DISABLE) ||
1184 (sd_ctrl_read32(host, CTL_STATUS) & TMIO_STAT_WRPROTECT)) ? 0 : 1;
1185}
1186
1187static int tmio_mmc_get_cd(struct mmc_host *mmc)
1188{
1189 struct tmio_mmc_host *host = mmc_priv(mmc);
1190 struct mfd_cell *cell = host->pdev->dev.platform_data;
1191 struct tmio_mmc_data *pdata = cell->driver_data;
1192
1193 if (!pdata->get_cd)
1194 return -ENOSYS;
1195 else
1196 return pdata->get_cd(host->pdev);
1197}
1198
1199static const struct mmc_host_ops tmio_mmc_ops = {
1200 .request = tmio_mmc_request,
1201 .set_ios = tmio_mmc_set_ios,
1202 .get_ro = tmio_mmc_get_ro,
1203 .get_cd = tmio_mmc_get_cd,
1204 .enable_sdio_irq = tmio_mmc_enable_sdio_irq,
1205};
1206
1207#ifdef CONFIG_PM
1208static int tmio_mmc_suspend(struct platform_device *dev, pm_message_t state)
1209{
1210 struct mfd_cell *cell = (struct mfd_cell *)dev->dev.platform_data;
1211 struct mmc_host *mmc = platform_get_drvdata(dev);
1212 int ret;
1213
1214 ret = mmc_suspend_host(mmc);
1215
1216
1217 if (!ret && cell->disable)
1218 cell->disable(dev);
1219
1220 return ret;
1221}
1222
1223static int tmio_mmc_resume(struct platform_device *dev)
1224{
1225 struct mfd_cell *cell = (struct mfd_cell *)dev->dev.platform_data;
1226 struct mmc_host *mmc = platform_get_drvdata(dev);
1227 int ret = 0;
1228
1229
1230 if (cell->resume) {
1231 ret = cell->resume(dev);
1232 if (ret)
1233 goto out;
1234 }
1235
1236 mmc_resume_host(mmc);
1237
1238out:
1239 return ret;
1240}
1241#else
1242#define tmio_mmc_suspend NULL
1243#define tmio_mmc_resume NULL
1244#endif
1245
1246static int __devinit tmio_mmc_probe(struct platform_device *dev)
1247{
1248 struct mfd_cell *cell = (struct mfd_cell *)dev->dev.platform_data;
1249 struct tmio_mmc_data *pdata;
1250 struct resource *res_ctl;
1251 struct tmio_mmc_host *host;
1252 struct mmc_host *mmc;
1253 int ret = -EINVAL;
1254 u32 irq_mask = TMIO_MASK_CMD;
1255
1256 if (dev->num_resources != 2)
1257 goto out;
1258
1259 res_ctl = platform_get_resource(dev, IORESOURCE_MEM, 0);
1260 if (!res_ctl)
1261 goto out;
1262
1263 pdata = cell->driver_data;
1264 if (!pdata || !pdata->hclk)
1265 goto out;
1266
1267 ret = -ENOMEM;
1268
1269 mmc = mmc_alloc_host(sizeof(struct tmio_mmc_host), &dev->dev);
1270 if (!mmc)
1271 goto out;
1272
1273 host = mmc_priv(mmc);
1274 host->mmc = mmc;
1275 host->pdev = dev;
1276 platform_set_drvdata(dev, mmc);
1277
1278 host->set_pwr = pdata->set_pwr;
1279 host->set_clk_div = pdata->set_clk_div;
1280
1281
1282 host->bus_shift = resource_size(res_ctl) >> 10;
1283
1284 host->ctl = ioremap(res_ctl->start, resource_size(res_ctl));
1285 if (!host->ctl)
1286 goto host_free;
1287
1288 mmc->ops = &tmio_mmc_ops;
1289 mmc->caps = MMC_CAP_4_BIT_DATA | pdata->capabilities;
1290 mmc->f_max = pdata->hclk;
1291 mmc->f_min = mmc->f_max / 512;
1292 mmc->max_segs = 32;
1293 mmc->max_blk_size = 512;
1294 mmc->max_blk_count = (PAGE_CACHE_SIZE / mmc->max_blk_size) *
1295 mmc->max_segs;
1296 mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count;
1297 mmc->max_seg_size = mmc->max_req_size;
1298 if (pdata->ocr_mask)
1299 mmc->ocr_avail = pdata->ocr_mask;
1300 else
1301 mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34;
1302
1303
1304 if (cell->enable) {
1305 ret = cell->enable(dev);
1306 if (ret)
1307 goto unmap_ctl;
1308 }
1309
1310 tmio_mmc_clk_stop(host);
1311 reset(host);
1312
1313 ret = platform_get_irq(dev, 0);
1314 if (ret >= 0)
1315 host->irq = ret;
1316 else
1317 goto cell_disable;
1318
1319 disable_mmc_irqs(host, TMIO_MASK_ALL);
1320 if (pdata->flags & TMIO_MMC_SDIO_IRQ)
1321 tmio_mmc_enable_sdio_irq(mmc, 0);
1322
1323 ret = request_irq(host->irq, tmio_mmc_irq, IRQF_DISABLED |
1324 IRQF_TRIGGER_FALLING, dev_name(&dev->dev), host);
1325 if (ret)
1326 goto cell_disable;
1327
1328 spin_lock_init(&host->lock);
1329
1330
1331 INIT_DELAYED_WORK(&host->delayed_reset_work, tmio_mmc_reset_work);
1332
1333
1334 tmio_mmc_request_dma(host, pdata);
1335
1336 mmc_add_host(mmc);
1337
1338 pr_info("%s at 0x%08lx irq %d\n", mmc_hostname(host->mmc),
1339 (unsigned long)host->ctl, host->irq);
1340
1341
1342 if (!host->chan_rx)
1343 irq_mask |= TMIO_MASK_READOP;
1344 if (!host->chan_tx)
1345 irq_mask |= TMIO_MASK_WRITEOP;
1346 enable_mmc_irqs(host, irq_mask);
1347
1348 return 0;
1349
1350cell_disable:
1351 if (cell->disable)
1352 cell->disable(dev);
1353unmap_ctl:
1354 iounmap(host->ctl);
1355host_free:
1356 mmc_free_host(mmc);
1357out:
1358 return ret;
1359}
1360
1361static int __devexit tmio_mmc_remove(struct platform_device *dev)
1362{
1363 struct mfd_cell *cell = (struct mfd_cell *)dev->dev.platform_data;
1364 struct mmc_host *mmc = platform_get_drvdata(dev);
1365
1366 platform_set_drvdata(dev, NULL);
1367
1368 if (mmc) {
1369 struct tmio_mmc_host *host = mmc_priv(mmc);
1370 mmc_remove_host(mmc);
1371 cancel_delayed_work_sync(&host->delayed_reset_work);
1372 tmio_mmc_release_dma(host);
1373 free_irq(host->irq, host);
1374 if (cell->disable)
1375 cell->disable(dev);
1376 iounmap(host->ctl);
1377 mmc_free_host(mmc);
1378 }
1379
1380 return 0;
1381}
1382
1383
1384
1385static struct platform_driver tmio_mmc_driver = {
1386 .driver = {
1387 .name = "tmio-mmc",
1388 .owner = THIS_MODULE,
1389 },
1390 .probe = tmio_mmc_probe,
1391 .remove = __devexit_p(tmio_mmc_remove),
1392 .suspend = tmio_mmc_suspend,
1393 .resume = tmio_mmc_resume,
1394};
1395
1396
1397static int __init tmio_mmc_init(void)
1398{
1399 return platform_driver_register(&tmio_mmc_driver);
1400}
1401
1402static void __exit tmio_mmc_exit(void)
1403{
1404 platform_driver_unregister(&tmio_mmc_driver);
1405}
1406
1407module_init(tmio_mmc_init);
1408module_exit(tmio_mmc_exit);
1409
1410MODULE_DESCRIPTION("Toshiba TMIO SD/MMC driver");
1411MODULE_AUTHOR("Ian Molton <spyro@f2s.com>");
1412MODULE_LICENSE("GPL v2");
1413MODULE_ALIAS("platform:tmio-mmc");
1414
