1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16#ifndef TSI148_H
17#define TSI148_H
18
19#ifndef PCI_VENDOR_ID_TUNDRA
20#define PCI_VENDOR_ID_TUNDRA 0x10e3
21#endif
22
23#ifndef PCI_DEVICE_ID_TUNDRA_TSI148
24#define PCI_DEVICE_ID_TUNDRA_TSI148 0x148
25#endif
26
27
28
29
30#define TSI148_MAX_MASTER 8
31#define TSI148_MAX_SLAVE 8
32#define TSI148_MAX_DMA 2
33#define TSI148_MAX_MAILBOX 4
34#define TSI148_MAX_SEMAPHORE 8
35
36
37struct tsi148_driver {
38 void __iomem *base;
39 wait_queue_head_t dma_queue[2];
40 wait_queue_head_t iack_queue;
41 void (*lm_callback[4])(int);
42 void *crcsr_kernel;
43 dma_addr_t crcsr_bus;
44 struct vme_master_resource *flush_image;
45 struct mutex vme_rmw;
46 struct mutex vme_int;
47
48
49
50};
51
52
53
54
55
56
57
58struct tsi148_dma_descriptor {
59 u32 dsau;
60 u32 dsal;
61 u32 ddau;
62 u32 ddal;
63 u32 dsat;
64 u32 ddat;
65 u32 dnlau;
66 u32 dnlal;
67 u32 dcnt;
68 u32 ddbs;
69};
70
71struct tsi148_dma_entry {
72
73
74
75
76 struct tsi148_dma_descriptor descriptor;
77 struct list_head list;
78};
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96#define TSI148_PCFS_ID 0x0
97#define TSI148_PCFS_CSR 0x4
98#define TSI148_PCFS_CLASS 0x8
99#define TSI148_PCFS_MISC0 0xC
100#define TSI148_PCFS_MBARL 0x10
101#define TSI148_PCFS_MBARU 0x14
102
103#define TSI148_PCFS_SUBID 0x28
104
105#define TSI148_PCFS_CAPP 0x34
106
107#define TSI148_PCFS_MISC1 0x3C
108
109#define TSI148_PCFS_XCAPP 0x40
110#define TSI148_PCFS_XSTAT 0x44
111
112
113
114
115
116
117
118
119#define TSI148_LCSR_OT0_OTSAU 0x100
120#define TSI148_LCSR_OT0_OTSAL 0x104
121#define TSI148_LCSR_OT0_OTEAU 0x108
122#define TSI148_LCSR_OT0_OTEAL 0x10C
123#define TSI148_LCSR_OT0_OTOFU 0x110
124#define TSI148_LCSR_OT0_OTOFL 0x114
125#define TSI148_LCSR_OT0_OTBS 0x118
126#define TSI148_LCSR_OT0_OTAT 0x11C
127
128#define TSI148_LCSR_OT1_OTSAU 0x120
129#define TSI148_LCSR_OT1_OTSAL 0x124
130#define TSI148_LCSR_OT1_OTEAU 0x128
131#define TSI148_LCSR_OT1_OTEAL 0x12C
132#define TSI148_LCSR_OT1_OTOFU 0x130
133#define TSI148_LCSR_OT1_OTOFL 0x134
134#define TSI148_LCSR_OT1_OTBS 0x138
135#define TSI148_LCSR_OT1_OTAT 0x13C
136
137#define TSI148_LCSR_OT2_OTSAU 0x140
138#define TSI148_LCSR_OT2_OTSAL 0x144
139#define TSI148_LCSR_OT2_OTEAU 0x148
140#define TSI148_LCSR_OT2_OTEAL 0x14C
141#define TSI148_LCSR_OT2_OTOFU 0x150
142#define TSI148_LCSR_OT2_OTOFL 0x154
143#define TSI148_LCSR_OT2_OTBS 0x158
144#define TSI148_LCSR_OT2_OTAT 0x15C
145
146#define TSI148_LCSR_OT3_OTSAU 0x160
147#define TSI148_LCSR_OT3_OTSAL 0x164
148#define TSI148_LCSR_OT3_OTEAU 0x168
149#define TSI148_LCSR_OT3_OTEAL 0x16C
150#define TSI148_LCSR_OT3_OTOFU 0x170
151#define TSI148_LCSR_OT3_OTOFL 0x174
152#define TSI148_LCSR_OT3_OTBS 0x178
153#define TSI148_LCSR_OT3_OTAT 0x17C
154
155#define TSI148_LCSR_OT4_OTSAU 0x180
156#define TSI148_LCSR_OT4_OTSAL 0x184
157#define TSI148_LCSR_OT4_OTEAU 0x188
158#define TSI148_LCSR_OT4_OTEAL 0x18C
159#define TSI148_LCSR_OT4_OTOFU 0x190
160#define TSI148_LCSR_OT4_OTOFL 0x194
161#define TSI148_LCSR_OT4_OTBS 0x198
162#define TSI148_LCSR_OT4_OTAT 0x19C
163
164#define TSI148_LCSR_OT5_OTSAU 0x1A0
165#define TSI148_LCSR_OT5_OTSAL 0x1A4
166#define TSI148_LCSR_OT5_OTEAU 0x1A8
167#define TSI148_LCSR_OT5_OTEAL 0x1AC
168#define TSI148_LCSR_OT5_OTOFU 0x1B0
169#define TSI148_LCSR_OT5_OTOFL 0x1B4
170#define TSI148_LCSR_OT5_OTBS 0x1B8
171#define TSI148_LCSR_OT5_OTAT 0x1BC
172
173#define TSI148_LCSR_OT6_OTSAU 0x1C0
174#define TSI148_LCSR_OT6_OTSAL 0x1C4
175#define TSI148_LCSR_OT6_OTEAU 0x1C8
176#define TSI148_LCSR_OT6_OTEAL 0x1CC
177#define TSI148_LCSR_OT6_OTOFU 0x1D0
178#define TSI148_LCSR_OT6_OTOFL 0x1D4
179#define TSI148_LCSR_OT6_OTBS 0x1D8
180#define TSI148_LCSR_OT6_OTAT 0x1DC
181
182#define TSI148_LCSR_OT7_OTSAU 0x1E0
183#define TSI148_LCSR_OT7_OTSAL 0x1E4
184#define TSI148_LCSR_OT7_OTEAU 0x1E8
185#define TSI148_LCSR_OT7_OTEAL 0x1EC
186#define TSI148_LCSR_OT7_OTOFU 0x1F0
187#define TSI148_LCSR_OT7_OTOFL 0x1F4
188#define TSI148_LCSR_OT7_OTBS 0x1F8
189#define TSI148_LCSR_OT7_OTAT 0x1FC
190
191#define TSI148_LCSR_OT0 0x100
192#define TSI148_LCSR_OT1 0x120
193#define TSI148_LCSR_OT2 0x140
194#define TSI148_LCSR_OT3 0x160
195#define TSI148_LCSR_OT4 0x180
196#define TSI148_LCSR_OT5 0x1A0
197#define TSI148_LCSR_OT6 0x1C0
198#define TSI148_LCSR_OT7 0x1E0
199
200static const int TSI148_LCSR_OT[8] = { TSI148_LCSR_OT0, TSI148_LCSR_OT1,
201 TSI148_LCSR_OT2, TSI148_LCSR_OT3,
202 TSI148_LCSR_OT4, TSI148_LCSR_OT5,
203 TSI148_LCSR_OT6, TSI148_LCSR_OT7 };
204
205#define TSI148_LCSR_OFFSET_OTSAU 0x0
206#define TSI148_LCSR_OFFSET_OTSAL 0x4
207#define TSI148_LCSR_OFFSET_OTEAU 0x8
208#define TSI148_LCSR_OFFSET_OTEAL 0xC
209#define TSI148_LCSR_OFFSET_OTOFU 0x10
210#define TSI148_LCSR_OFFSET_OTOFL 0x14
211#define TSI148_LCSR_OFFSET_OTBS 0x18
212#define TSI148_LCSR_OFFSET_OTAT 0x1C
213
214
215
216
217
218#define TSI148_LCSR_VIACK1 0x204
219#define TSI148_LCSR_VIACK2 0x208
220#define TSI148_LCSR_VIACK3 0x20C
221#define TSI148_LCSR_VIACK4 0x210
222#define TSI148_LCSR_VIACK5 0x214
223#define TSI148_LCSR_VIACK6 0x218
224#define TSI148_LCSR_VIACK7 0x21C
225
226static const int TSI148_LCSR_VIACK[8] = { 0, TSI148_LCSR_VIACK1,
227 TSI148_LCSR_VIACK2, TSI148_LCSR_VIACK3,
228 TSI148_LCSR_VIACK4, TSI148_LCSR_VIACK5,
229 TSI148_LCSR_VIACK6, TSI148_LCSR_VIACK7 };
230
231
232
233
234
235#define TSI148_LCSR_RMWAU 0x220
236#define TSI148_LCSR_RMWAL 0x224
237#define TSI148_LCSR_RMWEN 0x228
238#define TSI148_LCSR_RMWC 0x22C
239#define TSI148_LCSR_RMWS 0x230
240
241
242
243
244
245#define TSI148_LCSR_VMCTRL 0x234
246#define TSI148_LCSR_VCTRL 0x238
247#define TSI148_LCSR_VSTAT 0x23C
248
249
250
251
252
253#define TSI148_LCSR_PSTAT 0x240
254
255
256
257
258
259#define TSI148_LCSR_VMEFL 0x250
260
261
262
263
264
265#define TSI148_LCSR_VEAU 0x260
266#define TSI148_LCSR_VEAL 0x264
267#define TSI148_LCSR_VEAT 0x268
268
269
270
271
272
273#define TSI148_LCSR_EDPAU 0x270
274#define TSI148_LCSR_EDPAL 0x274
275#define TSI148_LCSR_EDPXA 0x278
276#define TSI148_LCSR_EDPXS 0x27C
277#define TSI148_LCSR_EDPAT 0x280
278
279
280
281
282
283#define TSI148_LCSR_IT0_ITSAU 0x300
284#define TSI148_LCSR_IT0_ITSAL 0x304
285#define TSI148_LCSR_IT0_ITEAU 0x308
286#define TSI148_LCSR_IT0_ITEAL 0x30C
287#define TSI148_LCSR_IT0_ITOFU 0x310
288#define TSI148_LCSR_IT0_ITOFL 0x314
289#define TSI148_LCSR_IT0_ITAT 0x318
290
291#define TSI148_LCSR_IT1_ITSAU 0x320
292#define TSI148_LCSR_IT1_ITSAL 0x324
293#define TSI148_LCSR_IT1_ITEAU 0x328
294#define TSI148_LCSR_IT1_ITEAL 0x32C
295#define TSI148_LCSR_IT1_ITOFU 0x330
296#define TSI148_LCSR_IT1_ITOFL 0x334
297#define TSI148_LCSR_IT1_ITAT 0x338
298
299#define TSI148_LCSR_IT2_ITSAU 0x340
300#define TSI148_LCSR_IT2_ITSAL 0x344
301#define TSI148_LCSR_IT2_ITEAU 0x348
302#define TSI148_LCSR_IT2_ITEAL 0x34C
303#define TSI148_LCSR_IT2_ITOFU 0x350
304#define TSI148_LCSR_IT2_ITOFL 0x354
305#define TSI148_LCSR_IT2_ITAT 0x358
306
307#define TSI148_LCSR_IT3_ITSAU 0x360
308#define TSI148_LCSR_IT3_ITSAL 0x364
309#define TSI148_LCSR_IT3_ITEAU 0x368
310#define TSI148_LCSR_IT3_ITEAL 0x36C
311#define TSI148_LCSR_IT3_ITOFU 0x370
312#define TSI148_LCSR_IT3_ITOFL 0x374
313#define TSI148_LCSR_IT3_ITAT 0x378
314
315#define TSI148_LCSR_IT4_ITSAU 0x380
316#define TSI148_LCSR_IT4_ITSAL 0x384
317#define TSI148_LCSR_IT4_ITEAU 0x388
318#define TSI148_LCSR_IT4_ITEAL 0x38C
319#define TSI148_LCSR_IT4_ITOFU 0x390
320#define TSI148_LCSR_IT4_ITOFL 0x394
321#define TSI148_LCSR_IT4_ITAT 0x398
322
323#define TSI148_LCSR_IT5_ITSAU 0x3A0
324#define TSI148_LCSR_IT5_ITSAL 0x3A4
325#define TSI148_LCSR_IT5_ITEAU 0x3A8
326#define TSI148_LCSR_IT5_ITEAL 0x3AC
327#define TSI148_LCSR_IT5_ITOFU 0x3B0
328#define TSI148_LCSR_IT5_ITOFL 0x3B4
329#define TSI148_LCSR_IT5_ITAT 0x3B8
330
331#define TSI148_LCSR_IT6_ITSAU 0x3C0
332#define TSI148_LCSR_IT6_ITSAL 0x3C4
333#define TSI148_LCSR_IT6_ITEAU 0x3C8
334#define TSI148_LCSR_IT6_ITEAL 0x3CC
335#define TSI148_LCSR_IT6_ITOFU 0x3D0
336#define TSI148_LCSR_IT6_ITOFL 0x3D4
337#define TSI148_LCSR_IT6_ITAT 0x3D8
338
339#define TSI148_LCSR_IT7_ITSAU 0x3E0
340#define TSI148_LCSR_IT7_ITSAL 0x3E4
341#define TSI148_LCSR_IT7_ITEAU 0x3E8
342#define TSI148_LCSR_IT7_ITEAL 0x3EC
343#define TSI148_LCSR_IT7_ITOFU 0x3F0
344#define TSI148_LCSR_IT7_ITOFL 0x3F4
345#define TSI148_LCSR_IT7_ITAT 0x3F8
346
347
348#define TSI148_LCSR_IT0 0x300
349#define TSI148_LCSR_IT1 0x320
350#define TSI148_LCSR_IT2 0x340
351#define TSI148_LCSR_IT3 0x360
352#define TSI148_LCSR_IT4 0x380
353#define TSI148_LCSR_IT5 0x3A0
354#define TSI148_LCSR_IT6 0x3C0
355#define TSI148_LCSR_IT7 0x3E0
356
357static const int TSI148_LCSR_IT[8] = { TSI148_LCSR_IT0, TSI148_LCSR_IT1,
358 TSI148_LCSR_IT2, TSI148_LCSR_IT3,
359 TSI148_LCSR_IT4, TSI148_LCSR_IT5,
360 TSI148_LCSR_IT6, TSI148_LCSR_IT7 };
361
362#define TSI148_LCSR_OFFSET_ITSAU 0x0
363#define TSI148_LCSR_OFFSET_ITSAL 0x4
364#define TSI148_LCSR_OFFSET_ITEAU 0x8
365#define TSI148_LCSR_OFFSET_ITEAL 0xC
366#define TSI148_LCSR_OFFSET_ITOFU 0x10
367#define TSI148_LCSR_OFFSET_ITOFL 0x14
368#define TSI148_LCSR_OFFSET_ITAT 0x18
369
370
371
372
373
374#define TSI148_LCSR_GBAU 0x400
375#define TSI148_LCSR_GBAL 0x404
376#define TSI148_LCSR_GCSRAT 0x408
377
378
379
380
381
382#define TSI148_LCSR_CBAU 0x40C
383#define TSI148_LCSR_CBAL 0x410
384#define TSI148_LCSR_CSRAT 0x414
385
386
387
388
389
390
391#define TSI148_LCSR_CROU 0x418
392#define TSI148_LCSR_CROL 0x41C
393#define TSI148_LCSR_CRAT 0x420
394
395
396
397
398
399#define TSI148_LCSR_LMBAU 0x424
400#define TSI148_LCSR_LMBAL 0x428
401#define TSI148_LCSR_LMAT 0x42C
402
403
404
405
406
407#define TSI148_LCSR_BCU 0x430
408#define TSI148_LCSR_BCL 0x434
409#define TSI148_LCSR_BPGTR 0x438
410#define TSI148_LCSR_BPCTR 0x43C
411#define TSI148_LCSR_VICR 0x440
412
413
414
415
416
417#define TSI148_LCSR_INTEN 0x448
418#define TSI148_LCSR_INTEO 0x44C
419#define TSI148_LCSR_INTS 0x450
420#define TSI148_LCSR_INTC 0x454
421#define TSI148_LCSR_INTM1 0x458
422#define TSI148_LCSR_INTM2 0x45C
423
424
425
426
427
428#define TSI148_LCSR_DCTL0 0x500
429#define TSI148_LCSR_DSTA0 0x504
430#define TSI148_LCSR_DCSAU0 0x508
431#define TSI148_LCSR_DCSAL0 0x50C
432#define TSI148_LCSR_DCDAU0 0x510
433#define TSI148_LCSR_DCDAL0 0x514
434#define TSI148_LCSR_DCLAU0 0x518
435#define TSI148_LCSR_DCLAL0 0x51C
436#define TSI148_LCSR_DSAU0 0x520
437#define TSI148_LCSR_DSAL0 0x524
438#define TSI148_LCSR_DDAU0 0x528
439#define TSI148_LCSR_DDAL0 0x52C
440#define TSI148_LCSR_DSAT0 0x530
441#define TSI148_LCSR_DDAT0 0x534
442#define TSI148_LCSR_DNLAU0 0x538
443#define TSI148_LCSR_DNLAL0 0x53C
444#define TSI148_LCSR_DCNT0 0x540
445#define TSI148_LCSR_DDBS0 0x544
446
447#define TSI148_LCSR_DCTL1 0x580
448#define TSI148_LCSR_DSTA1 0x584
449#define TSI148_LCSR_DCSAU1 0x588
450#define TSI148_LCSR_DCSAL1 0x58C
451#define TSI148_LCSR_DCDAU1 0x590
452#define TSI148_LCSR_DCDAL1 0x594
453#define TSI148_LCSR_DCLAU1 0x598
454#define TSI148_LCSR_DCLAL1 0x59C
455#define TSI148_LCSR_DSAU1 0x5A0
456#define TSI148_LCSR_DSAL1 0x5A4
457#define TSI148_LCSR_DDAU1 0x5A8
458#define TSI148_LCSR_DDAL1 0x5AC
459#define TSI148_LCSR_DSAT1 0x5B0
460#define TSI148_LCSR_DDAT1 0x5B4
461#define TSI148_LCSR_DNLAU1 0x5B8
462#define TSI148_LCSR_DNLAL1 0x5BC
463#define TSI148_LCSR_DCNT1 0x5C0
464#define TSI148_LCSR_DDBS1 0x5C4
465
466#define TSI148_LCSR_DMA0 0x500
467#define TSI148_LCSR_DMA1 0x580
468
469
470static const int TSI148_LCSR_DMA[TSI148_MAX_DMA] = { TSI148_LCSR_DMA0,
471 TSI148_LCSR_DMA1 };
472
473#define TSI148_LCSR_OFFSET_DCTL 0x0
474#define TSI148_LCSR_OFFSET_DSTA 0x4
475#define TSI148_LCSR_OFFSET_DCSAU 0x8
476#define TSI148_LCSR_OFFSET_DCSAL 0xC
477#define TSI148_LCSR_OFFSET_DCDAU 0x10
478#define TSI148_LCSR_OFFSET_DCDAL 0x14
479#define TSI148_LCSR_OFFSET_DCLAU 0x18
480#define TSI148_LCSR_OFFSET_DCLAL 0x1C
481#define TSI148_LCSR_OFFSET_DSAU 0x20
482#define TSI148_LCSR_OFFSET_DSAL 0x24
483#define TSI148_LCSR_OFFSET_DDAU 0x28
484#define TSI148_LCSR_OFFSET_DDAL 0x2C
485#define TSI148_LCSR_OFFSET_DSAT 0x30
486#define TSI148_LCSR_OFFSET_DDAT 0x34
487#define TSI148_LCSR_OFFSET_DNLAU 0x38
488#define TSI148_LCSR_OFFSET_DNLAL 0x3C
489#define TSI148_LCSR_OFFSET_DCNT 0x40
490#define TSI148_LCSR_OFFSET_DDBS 0x44
491
492
493
494
495
496
497
498
499
500
501
502
503#define TSI148_GCSR_ID 0x600
504#define TSI148_GCSR_CSR 0x604
505#define TSI148_GCSR_SEMA0 0x608
506#define TSI148_GCSR_SEMA1 0x60C
507
508
509
510
511
512
513#define TSI148_GCSR_MBOX0 0x610
514#define TSI148_GCSR_MBOX1 0x614
515#define TSI148_GCSR_MBOX2 0x618
516#define TSI148_GCSR_MBOX3 0x61C
517
518static const int TSI148_GCSR_MBOX[4] = { TSI148_GCSR_MBOX0,
519 TSI148_GCSR_MBOX1,
520 TSI148_GCSR_MBOX2,
521 TSI148_GCSR_MBOX3 };
522
523
524
525
526
527
528
529
530
531
532
533#define TSI148_CSRBCR 0xFF4
534#define TSI148_CSRBSR 0xFF8
535#define TSI148_CBAR 0xFFC
536
537
538
539
540
541
542
543
544
545
546
547#define TSI148_PCFS_CMMD_SERR (1<<8)
548#define TSI148_PCFS_CMMD_PERR (1<<6)
549#define TSI148_PCFS_CMMD_MSTR (1<<2)
550#define TSI148_PCFS_CMMD_MEMSP (1<<1)
551#define TSI148_PCFS_CMMD_IOSP (1<<0)
552
553#define TSI148_PCFS_STAT_RCPVE (1<<15)
554#define TSI148_PCFS_STAT_SIGSE (1<<14)
555#define TSI148_PCFS_STAT_RCVMA (1<<13)
556#define TSI148_PCFS_STAT_RCVTA (1<<12)
557#define TSI148_PCFS_STAT_SIGTA (1<<11)
558#define TSI148_PCFS_STAT_SELTIM (3<<9)
559#define TSI148_PCFS_STAT_DPAR (1<<8)
560#define TSI148_PCFS_STAT_FAST (1<<7)
561#define TSI148_PCFS_STAT_P66M (1<<5)
562#define TSI148_PCFS_STAT_CAPL (1<<4)
563
564
565
566
567#define TSI148_PCFS_CLAS_M (0xFF<<24)
568#define TSI148_PCFS_SUBCLAS_M (0xFF<<16)
569#define TSI148_PCFS_PROGIF_M (0xFF<<8)
570#define TSI148_PCFS_REVID_M (0xFF<<0)
571
572
573
574
575#define TSI148_PCFS_HEAD_M (0xFF<<16)
576#define TSI148_PCFS_MLAT_M (0xFF<<8)
577#define TSI148_PCFS_CLSZ_M (0xFF<<0)
578
579
580
581
582#define TSI148_PCFS_MBARL_BASEL_M (0xFFFFF<<12)
583#define TSI148_PCFS_MBARL_PRE (1<<3)
584#define TSI148_PCFS_MBARL_MTYPE_M (3<<1)
585#define TSI148_PCFS_MBARL_IOMEM (1<<0)
586
587
588
589
590#define TSI148_PCFS_MSICAP_64BAC (1<<7)
591#define TSI148_PCFS_MSICAP_MME_M (7<<4)
592#define TSI148_PCFS_MSICAP_MMC_M (7<<1)
593#define TSI148_PCFS_MSICAP_MSIEN (1<<0)
594
595
596
597
598#define TSI148_PCFS_MSIAL_M (0x3FFFFFFF<<2)
599
600
601
602
603#define TSI148_PCFS_MSIMD_M (0xFFFF<<0)
604
605
606
607
608#define TSI148_PCFS_PCIXCAP_MOST_M (7<<4)
609#define TSI148_PCFS_PCIXCAP_MMRBC_M (3<<2)
610#define TSI148_PCFS_PCIXCAP_ERO (1<<1)
611#define TSI148_PCFS_PCIXCAP_DPERE (1<<0)
612
613
614
615
616#define TSI148_PCFS_PCIXSTAT_RSCEM (1<<29)
617#define TSI148_PCFS_PCIXSTAT_DMCRS_M (7<<26)
618#define TSI148_PCFS_PCIXSTAT_DMOST_M (7<<23)
619
620#define TSI148_PCFS_PCIXSTAT_DMMRC_M (3<<21)
621#define TSI148_PCFS_PCIXSTAT_DC (1<<20)
622#define TSI148_PCFS_PCIXSTAT_USC (1<<19)
623#define TSI148_PCFS_PCIXSTAT_SCD (1<<18)
624#define TSI148_PCFS_PCIXSTAT_133C (1<<17)
625#define TSI148_PCFS_PCIXSTAT_64D (1<<16)
626#define TSI148_PCFS_PCIXSTAT_BN_M (0xFF<<8)
627#define TSI148_PCFS_PCIXSTAT_DN_M (0x1F<<3)
628#define TSI148_PCFS_PCIXSTAT_FN_M (7<<0)
629
630
631
632
633
634
635
636
637#define TSI148_LCSR_OTSAL_M (0xFFFF<<16)
638
639
640
641
642#define TSI148_LCSR_OTEAL_M (0xFFFF<<16)
643
644
645
646
647#define TSI148_LCSR_OTOFFL_M (0xFFFF<<16)
648
649
650
651
652#define TSI148_LCSR_OTBS_M (0xFFFFF<<0)
653
654
655
656
657#define TSI148_LCSR_OTAT_EN (1<<31)
658#define TSI148_LCSR_OTAT_MRPFD (1<<18)
659
660#define TSI148_LCSR_OTAT_PFS_M (3<<16)
661#define TSI148_LCSR_OTAT_PFS_2 (0<<16)
662#define TSI148_LCSR_OTAT_PFS_4 (1<<16)
663#define TSI148_LCSR_OTAT_PFS_8 (2<<16)
664#define TSI148_LCSR_OTAT_PFS_16 (3<<16)
665
666#define TSI148_LCSR_OTAT_2eSSTM_M (7<<11)
667#define TSI148_LCSR_OTAT_2eSSTM_160 (0<<11)
668#define TSI148_LCSR_OTAT_2eSSTM_267 (1<<11)
669#define TSI148_LCSR_OTAT_2eSSTM_320 (2<<11)
670
671#define TSI148_LCSR_OTAT_TM_M (7<<8)
672#define TSI148_LCSR_OTAT_TM_SCT (0<<8)
673#define TSI148_LCSR_OTAT_TM_BLT (1<<8)
674#define TSI148_LCSR_OTAT_TM_MBLT (2<<8)
675#define TSI148_LCSR_OTAT_TM_2eVME (3<<8)
676#define TSI148_LCSR_OTAT_TM_2eSST (4<<8)
677#define TSI148_LCSR_OTAT_TM_2eSSTB (5<<8)
678
679#define TSI148_LCSR_OTAT_DBW_M (3<<6)
680#define TSI148_LCSR_OTAT_DBW_16 (0<<6)
681#define TSI148_LCSR_OTAT_DBW_32 (1<<6)
682
683#define TSI148_LCSR_OTAT_SUP (1<<5)
684#define TSI148_LCSR_OTAT_PGM (1<<4)
685
686#define TSI148_LCSR_OTAT_AMODE_M (0xf<<0)
687#define TSI148_LCSR_OTAT_AMODE_A16 (0<<0)
688#define TSI148_LCSR_OTAT_AMODE_A24 (1<<0)
689#define TSI148_LCSR_OTAT_AMODE_A32 (2<<0)
690#define TSI148_LCSR_OTAT_AMODE_A64 (4<<0)
691#define TSI148_LCSR_OTAT_AMODE_CRCSR (5<<0)
692#define TSI148_LCSR_OTAT_AMODE_USER1 (8<<0)
693#define TSI148_LCSR_OTAT_AMODE_USER2 (9<<0)
694#define TSI148_LCSR_OTAT_AMODE_USER3 (10<<0)
695#define TSI148_LCSR_OTAT_AMODE_USER4 (11<<0)
696
697
698
699
700#define TSI148_LCSR_VMCTRL_VSA (1<<27)
701#define TSI148_LCSR_VMCTRL_VS (1<<26)
702#define TSI148_LCSR_VMCTRL_DHB (1<<25)
703#define TSI148_LCSR_VMCTRL_DWB (1<<24)
704
705#define TSI148_LCSR_VMCTRL_RMWEN (1<<20)
706
707#define TSI148_LCSR_VMCTRL_ATO_M (7<<16)
708
709#define TSI148_LCSR_VMCTRL_ATO_32 (0<<16)
710#define TSI148_LCSR_VMCTRL_ATO_128 (1<<16)
711#define TSI148_LCSR_VMCTRL_ATO_512 (2<<16)
712#define TSI148_LCSR_VMCTRL_ATO_2M (3<<16)
713#define TSI148_LCSR_VMCTRL_ATO_8M (4<<16)
714#define TSI148_LCSR_VMCTRL_ATO_32M (5<<16)
715#define TSI148_LCSR_VMCTRL_ATO_128M (6<<16)
716#define TSI148_LCSR_VMCTRL_ATO_DIS (7<<16)
717
718#define TSI148_LCSR_VMCTRL_VTOFF_M (7<<12)
719#define TSI148_LCSR_VMCTRL_VTOFF_0 (0<<12)
720#define TSI148_LCSR_VMCTRL_VTOFF_1 (1<<12)
721#define TSI148_LCSR_VMCTRL_VTOFF_2 (2<<12)
722#define TSI148_LCSR_VMCTRL_VTOFF_4 (3<<12)
723#define TSI148_LCSR_VMCTRL_VTOFF_8 (4<<12)
724#define TSI148_LCSR_VMCTRL_VTOFF_16 (5<<12)
725#define TSI148_LCSR_VMCTRL_VTOFF_32 (6<<12)
726#define TSI148_LCSR_VMCTRL_VTOFF_64 (7<<12)
727
728#define TSI148_LCSR_VMCTRL_VTON_M (7<<8)
729#define TSI148_LCSR_VMCTRL_VTON_4 (0<<8)
730#define TSI148_LCSR_VMCTRL_VTON_8 (1<<8)
731#define TSI148_LCSR_VMCTRL_VTON_16 (2<<8)
732#define TSI148_LCSR_VMCTRL_VTON_32 (3<<8)
733#define TSI148_LCSR_VMCTRL_VTON_64 (4<<8)
734#define TSI148_LCSR_VMCTRL_VTON_128 (5<<8)
735#define TSI148_LCSR_VMCTRL_VTON_256 (6<<8)
736#define TSI148_LCSR_VMCTRL_VTON_512 (7<<8)
737
738#define TSI148_LCSR_VMCTRL_VREL_M (3<<3)
739
740#define TSI148_LCSR_VMCTRL_VREL_T_D (0<<3)
741#define TSI148_LCSR_VMCTRL_VREL_T_R_D (1<<3)
742#define TSI148_LCSR_VMCTRL_VREL_T_B_D (2<<3)
743#define TSI148_LCSR_VMCTRL_VREL_T_D_R (3<<3)
744
745#define TSI148_LCSR_VMCTRL_VFAIR (1<<2)
746#define TSI148_LCSR_VMCTRL_VREQL_M (3<<0)
747
748
749
750
751
752#define TSI148_LCSR_VCTRL_LRE (1<<31)
753
754#define TSI148_LCSR_VCTRL_DLT_M (0xF<<24)
755#define TSI148_LCSR_VCTRL_DLT_OFF (0<<24)
756#define TSI148_LCSR_VCTRL_DLT_16 (1<<24)
757#define TSI148_LCSR_VCTRL_DLT_32 (2<<24)
758#define TSI148_LCSR_VCTRL_DLT_64 (3<<24)
759#define TSI148_LCSR_VCTRL_DLT_128 (4<<24)
760#define TSI148_LCSR_VCTRL_DLT_256 (5<<24)
761#define TSI148_LCSR_VCTRL_DLT_512 (6<<24)
762#define TSI148_LCSR_VCTRL_DLT_1024 (7<<24)
763#define TSI148_LCSR_VCTRL_DLT_2048 (8<<24)
764#define TSI148_LCSR_VCTRL_DLT_4096 (9<<24)
765#define TSI148_LCSR_VCTRL_DLT_8192 (0xA<<24)
766#define TSI148_LCSR_VCTRL_DLT_16384 (0xB<<24)
767#define TSI148_LCSR_VCTRL_DLT_32768 (0xC<<24)
768
769#define TSI148_LCSR_VCTRL_NERBB (1<<20)
770
771
772#define TSI148_LCSR_VCTRL_SRESET (1<<17)
773#define TSI148_LCSR_VCTRL_LRESET (1<<16)
774
775#define TSI148_LCSR_VCTRL_SFAILAI (1<<15)
776#define TSI148_LCSR_VCTRL_BID_M (0x1F<<8)
777
778#define TSI148_LCSR_VCTRL_ATOEN (1<<7)
779#define TSI148_LCSR_VCTRL_ROBIN (1<<6)
780
781#define TSI148_LCSR_VCTRL_GTO_M (7<<0)
782
783#define TSI148_LCSR_VCTRL_GTO_8 (0<<0)
784#define TSI148_LCSR_VCTRL_GTO_16 (1<<0)
785#define TSI148_LCSR_VCTRL_GTO_32 (2<<0)
786#define TSI148_LCSR_VCTRL_GTO_64 (3<<0)
787#define TSI148_LCSR_VCTRL_GTO_128 (4<<0)
788#define TSI148_LCSR_VCTRL_GTO_256 (5<<0)
789#define TSI148_LCSR_VCTRL_GTO_512 (6<<0)
790#define TSI148_LCSR_VCTRL_GTO_DIS (7<<0)
791
792
793
794
795#define TSI148_LCSR_VSTAT_CPURST (1<<15)
796#define TSI148_LCSR_VSTAT_BRDFL (1<<14)
797#define TSI148_LCSR_VSTAT_PURSTS (1<<12)
798#define TSI148_LCSR_VSTAT_BDFAILS (1<<11)
799#define TSI148_LCSR_VSTAT_SYSFAILS (1<<10)
800#define TSI148_LCSR_VSTAT_ACFAILS (1<<9)
801#define TSI148_LCSR_VSTAT_SCONS (1<<8)
802#define TSI148_LCSR_VSTAT_GAP (1<<5)
803#define TSI148_LCSR_VSTAT_GA_M (0x1F<<0)
804
805
806
807
808#define TSI148_LCSR_PSTAT_REQ64S (1<<6)
809#define TSI148_LCSR_PSTAT_M66ENS (1<<5)
810#define TSI148_LCSR_PSTAT_FRAMES (1<<4)
811#define TSI148_LCSR_PSTAT_IRDYS (1<<3)
812#define TSI148_LCSR_PSTAT_DEVSELS (1<<2)
813#define TSI148_LCSR_PSTAT_STOPS (1<<1)
814#define TSI148_LCSR_PSTAT_TRDYS (1<<0)
815
816
817
818
819#define TSI148_LCSR_VEAT_VES (1<<31)
820#define TSI148_LCSR_VEAT_VEOF (1<<30)
821#define TSI148_LCSR_VEAT_VESCL (1<<29)
822#define TSI148_LCSR_VEAT_2EOT (1<<21)
823#define TSI148_LCSR_VEAT_2EST (1<<20)
824#define TSI148_LCSR_VEAT_BERR (1<<19)
825#define TSI148_LCSR_VEAT_LWORD (1<<18)
826#define TSI148_LCSR_VEAT_WRITE (1<<17)
827#define TSI148_LCSR_VEAT_IACK (1<<16)
828#define TSI148_LCSR_VEAT_DS1 (1<<15)
829#define TSI148_LCSR_VEAT_DS0 (1<<14)
830#define TSI148_LCSR_VEAT_AM_M (0x3F<<8)
831#define TSI148_LCSR_VEAT_XAM_M (0xFF<<0)
832
833
834
835
836
837#define TSI148_LCSR_EDPAT_EDPCL (1<<29)
838
839
840
841
842#define TSI148_LCSR_ITSAL6432_M (0xFFFF<<16)
843#define TSI148_LCSR_ITSAL24_M (0x00FFF<<12)
844#define TSI148_LCSR_ITSAL16_M (0x0000FFF<<4)
845
846
847
848
849#define TSI148_LCSR_ITEAL6432_M (0xFFFF<<16)
850#define TSI148_LCSR_ITEAL24_M (0x00FFF<<12)
851#define TSI148_LCSR_ITEAL16_M (0x0000FFF<<4)
852
853
854
855
856#define TSI148_LCSR_ITOFFL6432_M (0xFFFF<<16)
857#define TSI148_LCSR_ITOFFL24_M (0xFFFFF<<12)
858#define TSI148_LCSR_ITOFFL16_M (0xFFFFFFF<<4)
859
860
861
862
863#define TSI148_LCSR_ITAT_EN (1<<31)
864#define TSI148_LCSR_ITAT_TH (1<<18)
865
866#define TSI148_LCSR_ITAT_VFS_M (3<<16)
867#define TSI148_LCSR_ITAT_VFS_64 (0<<16)
868#define TSI148_LCSR_ITAT_VFS_128 (1<<16)
869#define TSI148_LCSR_ITAT_VFS_256 (2<<16)
870#define TSI148_LCSR_ITAT_VFS_512 (3<<16)
871
872#define TSI148_LCSR_ITAT_2eSSTM_M (7<<12)
873#define TSI148_LCSR_ITAT_2eSSTM_160 (0<<12)
874#define TSI148_LCSR_ITAT_2eSSTM_267 (1<<12)
875#define TSI148_LCSR_ITAT_2eSSTM_320 (2<<12)
876
877#define TSI148_LCSR_ITAT_2eSSTB (1<<11)
878#define TSI148_LCSR_ITAT_2eSST (1<<10)
879#define TSI148_LCSR_ITAT_2eVME (1<<9)
880#define TSI148_LCSR_ITAT_MBLT (1<<8)
881#define TSI148_LCSR_ITAT_BLT (1<<7)
882
883#define TSI148_LCSR_ITAT_AS_M (7<<4)
884#define TSI148_LCSR_ITAT_AS_A16 (0<<4)
885#define TSI148_LCSR_ITAT_AS_A24 (1<<4)
886#define TSI148_LCSR_ITAT_AS_A32 (2<<4)
887#define TSI148_LCSR_ITAT_AS_A64 (4<<4)
888
889#define TSI148_LCSR_ITAT_SUPR (1<<3)
890#define TSI148_LCSR_ITAT_NPRIV (1<<2)
891#define TSI148_LCSR_ITAT_PGM (1<<1)
892#define TSI148_LCSR_ITAT_DATA (1<<0)
893
894
895
896
897#define TSI148_LCSR_GBAL_M (0x7FFFFFF<<5)
898
899
900
901
902#define TSI148_LCSR_GCSRAT_EN (1<<7)
903
904#define TSI148_LCSR_GCSRAT_AS_M (7<<4)
905#define TSI148_LCSR_GCSRAT_AS_A16 (0<<4)
906#define TSI148_LCSR_GCSRAT_AS_A24 (1<<4)
907#define TSI148_LCSR_GCSRAT_AS_A32 (2<<4)
908#define TSI148_LCSR_GCSRAT_AS_A64 (4<<4)
909
910#define TSI148_LCSR_GCSRAT_SUPR (1<<3)
911#define TSI148_LCSR_GCSRAT_NPRIV (1<<2)
912#define TSI148_LCSR_GCSRAT_PGM (1<<1)
913#define TSI148_LCSR_GCSRAT_DATA (1<<0)
914
915
916
917
918#define TSI148_LCSR_CBAL_M (0xFFFFF<<12)
919
920
921
922
923#define TSI148_LCSR_CRGAT_EN (1<<7)
924
925#define TSI148_LCSR_CRGAT_AS_M (7<<4)
926#define TSI148_LCSR_CRGAT_AS_A16 (0<<4)
927#define TSI148_LCSR_CRGAT_AS_A24 (1<<4)
928#define TSI148_LCSR_CRGAT_AS_A32 (2<<4)
929#define TSI148_LCSR_CRGAT_AS_A64 (4<<4)
930
931#define TSI148_LCSR_CRGAT_SUPR (1<<3)
932#define TSI148_LCSR_CRGAT_NPRIV (1<<2)
933#define TSI148_LCSR_CRGAT_PGM (1<<1)
934#define TSI148_LCSR_CRGAT_DATA (1<<0)
935
936
937
938
939#define TSI148_LCSR_CROL_M (0x1FFF<<19)
940
941
942
943
944#define TSI148_LCSR_CRAT_EN (1<<7)
945
946
947
948
949#define TSI148_LCSR_LMBAL_M (0x7FFFFFF<<5)
950
951
952
953
954#define TSI148_LCSR_LMAT_EN (1<<7)
955
956#define TSI148_LCSR_LMAT_AS_M (7<<4)
957#define TSI148_LCSR_LMAT_AS_A16 (0<<4)
958#define TSI148_LCSR_LMAT_AS_A24 (1<<4)
959#define TSI148_LCSR_LMAT_AS_A32 (2<<4)
960#define TSI148_LCSR_LMAT_AS_A64 (4<<4)
961
962#define TSI148_LCSR_LMAT_SUPR (1<<3)
963#define TSI148_LCSR_LMAT_NPRIV (1<<2)
964#define TSI148_LCSR_LMAT_PGM (1<<1)
965#define TSI148_LCSR_LMAT_DATA (1<<0)
966
967
968
969
970#define TSI148_LCSR_BPGTR_BPGT_M (0xFFFF<<0)
971
972
973
974
975#define TSI148_LCSR_BPCTR_BPCT_M (0xFFFFFF<<0)
976
977
978
979
980#define TSI148_LCSR_VICR_CNTS_M (3<<22)
981#define TSI148_LCSR_VICR_CNTS_DIS (1<<22)
982#define TSI148_LCSR_VICR_CNTS_IRQ1 (2<<22)
983#define TSI148_LCSR_VICR_CNTS_IRQ2 (3<<22)
984
985#define TSI148_LCSR_VICR_EDGIS_M (3<<20)
986#define TSI148_LCSR_VICR_EDGIS_DIS (1<<20)
987#define TSI148_LCSR_VICR_EDGIS_IRQ1 (2<<20)
988#define TSI148_LCSR_VICR_EDGIS_IRQ2 (3<<20)
989
990#define TSI148_LCSR_VICR_IRQIF_M (3<<18)
991#define TSI148_LCSR_VICR_IRQIF_NORM (1<<18)
992#define TSI148_LCSR_VICR_IRQIF_PULSE (2<<18)
993#define TSI148_LCSR_VICR_IRQIF_PROG (3<<18)
994#define TSI148_LCSR_VICR_IRQIF_1U (4<<18)
995
996#define TSI148_LCSR_VICR_IRQ2F_M (3<<16)
997#define TSI148_LCSR_VICR_IRQ2F_NORM (1<<16)
998#define TSI148_LCSR_VICR_IRQ2F_PULSE (2<<16)
999#define TSI148_LCSR_VICR_IRQ2F_PROG (3<<16)
1000#define TSI148_LCSR_VICR_IRQ2F_1U (4<<16)
1001
1002#define TSI148_LCSR_VICR_BIP (1<<15)
1003
1004#define TSI148_LCSR_VICR_IRQC (1<<12)
1005#define TSI148_LCSR_VICR_IRQS (1<<11)
1006
1007#define TSI148_LCSR_VICR_IRQL_M (7<<8)
1008#define TSI148_LCSR_VICR_IRQL_1 (1<<8)
1009#define TSI148_LCSR_VICR_IRQL_2 (2<<8)
1010#define TSI148_LCSR_VICR_IRQL_3 (3<<8)
1011#define TSI148_LCSR_VICR_IRQL_4 (4<<8)
1012#define TSI148_LCSR_VICR_IRQL_5 (5<<8)
1013#define TSI148_LCSR_VICR_IRQL_6 (6<<8)
1014#define TSI148_LCSR_VICR_IRQL_7 (7<<8)
1015
1016static const int TSI148_LCSR_VICR_IRQL[8] = { 0, TSI148_LCSR_VICR_IRQL_1,
1017 TSI148_LCSR_VICR_IRQL_2, TSI148_LCSR_VICR_IRQL_3,
1018 TSI148_LCSR_VICR_IRQL_4, TSI148_LCSR_VICR_IRQL_5,
1019 TSI148_LCSR_VICR_IRQL_6, TSI148_LCSR_VICR_IRQL_7 };
1020
1021#define TSI148_LCSR_VICR_STID_M (0xFF<<0)
1022
1023
1024
1025
1026#define TSI148_LCSR_INTEN_DMA1EN (1<<25)
1027#define TSI148_LCSR_INTEN_DMA0EN (1<<24)
1028#define TSI148_LCSR_INTEN_LM3EN (1<<23)
1029#define TSI148_LCSR_INTEN_LM2EN (1<<22)
1030#define TSI148_LCSR_INTEN_LM1EN (1<<21)
1031#define TSI148_LCSR_INTEN_LM0EN (1<<20)
1032#define TSI148_LCSR_INTEN_MB3EN (1<<19)
1033#define TSI148_LCSR_INTEN_MB2EN (1<<18)
1034#define TSI148_LCSR_INTEN_MB1EN (1<<17)
1035#define TSI148_LCSR_INTEN_MB0EN (1<<16)
1036#define TSI148_LCSR_INTEN_PERREN (1<<13)
1037#define TSI148_LCSR_INTEN_VERREN (1<<12)
1038#define TSI148_LCSR_INTEN_VIEEN (1<<11)
1039#define TSI148_LCSR_INTEN_IACKEN (1<<10)
1040#define TSI148_LCSR_INTEN_SYSFLEN (1<<9)
1041#define TSI148_LCSR_INTEN_ACFLEN (1<<8)
1042#define TSI148_LCSR_INTEN_IRQ7EN (1<<7)
1043#define TSI148_LCSR_INTEN_IRQ6EN (1<<6)
1044#define TSI148_LCSR_INTEN_IRQ5EN (1<<5)
1045#define TSI148_LCSR_INTEN_IRQ4EN (1<<4)
1046#define TSI148_LCSR_INTEN_IRQ3EN (1<<3)
1047#define TSI148_LCSR_INTEN_IRQ2EN (1<<2)
1048#define TSI148_LCSR_INTEN_IRQ1EN (1<<1)
1049
1050static const int TSI148_LCSR_INTEN_LMEN[4] = { TSI148_LCSR_INTEN_LM0EN,
1051 TSI148_LCSR_INTEN_LM1EN,
1052 TSI148_LCSR_INTEN_LM2EN,
1053 TSI148_LCSR_INTEN_LM3EN };
1054
1055static const int TSI148_LCSR_INTEN_IRQEN[7] = { TSI148_LCSR_INTEN_IRQ1EN,
1056 TSI148_LCSR_INTEN_IRQ2EN,
1057 TSI148_LCSR_INTEN_IRQ3EN,
1058 TSI148_LCSR_INTEN_IRQ4EN,
1059 TSI148_LCSR_INTEN_IRQ5EN,
1060 TSI148_LCSR_INTEN_IRQ6EN,
1061 TSI148_LCSR_INTEN_IRQ7EN };
1062
1063
1064
1065
1066#define TSI148_LCSR_INTEO_DMA1EO (1<<25)
1067#define TSI148_LCSR_INTEO_DMA0EO (1<<24)
1068#define TSI148_LCSR_INTEO_LM3EO (1<<23)
1069#define TSI148_LCSR_INTEO_LM2EO (1<<22)
1070#define TSI148_LCSR_INTEO_LM1EO (1<<21)
1071#define TSI148_LCSR_INTEO_LM0EO (1<<20)
1072#define TSI148_LCSR_INTEO_MB3EO (1<<19)
1073#define TSI148_LCSR_INTEO_MB2EO (1<<18)
1074#define TSI148_LCSR_INTEO_MB1EO (1<<17)
1075#define TSI148_LCSR_INTEO_MB0EO (1<<16)
1076#define TSI148_LCSR_INTEO_PERREO (1<<13)
1077#define TSI148_LCSR_INTEO_VERREO (1<<12)
1078#define TSI148_LCSR_INTEO_VIEEO (1<<11)
1079#define TSI148_LCSR_INTEO_IACKEO (1<<10)
1080#define TSI148_LCSR_INTEO_SYSFLEO (1<<9)
1081#define TSI148_LCSR_INTEO_ACFLEO (1<<8)
1082#define TSI148_LCSR_INTEO_IRQ7EO (1<<7)
1083#define TSI148_LCSR_INTEO_IRQ6EO (1<<6)
1084#define TSI148_LCSR_INTEO_IRQ5EO (1<<5)
1085#define TSI148_LCSR_INTEO_IRQ4EO (1<<4)
1086#define TSI148_LCSR_INTEO_IRQ3EO (1<<3)
1087#define TSI148_LCSR_INTEO_IRQ2EO (1<<2)
1088#define TSI148_LCSR_INTEO_IRQ1EO (1<<1)
1089
1090static const int TSI148_LCSR_INTEO_LMEO[4] = { TSI148_LCSR_INTEO_LM0EO,
1091 TSI148_LCSR_INTEO_LM1EO,
1092 TSI148_LCSR_INTEO_LM2EO,
1093 TSI148_LCSR_INTEO_LM3EO };
1094
1095static const int TSI148_LCSR_INTEO_IRQEO[7] = { TSI148_LCSR_INTEO_IRQ1EO,
1096 TSI148_LCSR_INTEO_IRQ2EO,
1097 TSI148_LCSR_INTEO_IRQ3EO,
1098 TSI148_LCSR_INTEO_IRQ4EO,
1099 TSI148_LCSR_INTEO_IRQ5EO,
1100 TSI148_LCSR_INTEO_IRQ6EO,
1101 TSI148_LCSR_INTEO_IRQ7EO };
1102
1103
1104
1105
1106#define TSI148_LCSR_INTS_DMA1S (1<<25)
1107#define TSI148_LCSR_INTS_DMA0S (1<<24)
1108#define TSI148_LCSR_INTS_LM3S (1<<23)
1109#define TSI148_LCSR_INTS_LM2S (1<<22)
1110#define TSI148_LCSR_INTS_LM1S (1<<21)
1111#define TSI148_LCSR_INTS_LM0S (1<<20)
1112#define TSI148_LCSR_INTS_MB3S (1<<19)
1113#define TSI148_LCSR_INTS_MB2S (1<<18)
1114#define TSI148_LCSR_INTS_MB1S (1<<17)
1115#define TSI148_LCSR_INTS_MB0S (1<<16)
1116#define TSI148_LCSR_INTS_PERRS (1<<13)
1117#define TSI148_LCSR_INTS_VERRS (1<<12)
1118#define TSI148_LCSR_INTS_VIES (1<<11)
1119#define TSI148_LCSR_INTS_IACKS (1<<10)
1120#define TSI148_LCSR_INTS_SYSFLS (1<<9)
1121#define TSI148_LCSR_INTS_ACFLS (1<<8)
1122#define TSI148_LCSR_INTS_IRQ7S (1<<7)
1123#define TSI148_LCSR_INTS_IRQ6S (1<<6)
1124#define TSI148_LCSR_INTS_IRQ5S (1<<5)
1125#define TSI148_LCSR_INTS_IRQ4S (1<<4)
1126#define TSI148_LCSR_INTS_IRQ3S (1<<3)
1127#define TSI148_LCSR_INTS_IRQ2S (1<<2)
1128#define TSI148_LCSR_INTS_IRQ1S (1<<1)
1129
1130static const int TSI148_LCSR_INTS_LMS[4] = { TSI148_LCSR_INTS_LM0S,
1131 TSI148_LCSR_INTS_LM1S,
1132 TSI148_LCSR_INTS_LM2S,
1133 TSI148_LCSR_INTS_LM3S };
1134
1135static const int TSI148_LCSR_INTS_MBS[4] = { TSI148_LCSR_INTS_MB0S,
1136 TSI148_LCSR_INTS_MB1S,
1137 TSI148_LCSR_INTS_MB2S,
1138 TSI148_LCSR_INTS_MB3S };
1139
1140
1141
1142
1143#define TSI148_LCSR_INTC_DMA1C (1<<25)
1144#define TSI148_LCSR_INTC_DMA0C (1<<24)
1145#define TSI148_LCSR_INTC_LM3C (1<<23)
1146#define TSI148_LCSR_INTC_LM2C (1<<22)
1147#define TSI148_LCSR_INTC_LM1C (1<<21)
1148#define TSI148_LCSR_INTC_LM0C (1<<20)
1149#define TSI148_LCSR_INTC_MB3C (1<<19)
1150#define TSI148_LCSR_INTC_MB2C (1<<18)
1151#define TSI148_LCSR_INTC_MB1C (1<<17)
1152#define TSI148_LCSR_INTC_MB0C (1<<16)
1153#define TSI148_LCSR_INTC_PERRC (1<<13)
1154#define TSI148_LCSR_INTC_VERRC (1<<12)
1155#define TSI148_LCSR_INTC_VIEC (1<<11)
1156#define TSI148_LCSR_INTC_IACKC (1<<10)
1157#define TSI148_LCSR_INTC_SYSFLC (1<<9)
1158#define TSI148_LCSR_INTC_ACFLC (1<<8)
1159
1160static const int TSI148_LCSR_INTC_LMC[4] = { TSI148_LCSR_INTC_LM0C,
1161 TSI148_LCSR_INTC_LM1C,
1162 TSI148_LCSR_INTC_LM2C,
1163 TSI148_LCSR_INTC_LM3C };
1164
1165static const int TSI148_LCSR_INTC_MBC[4] = { TSI148_LCSR_INTC_MB0C,
1166 TSI148_LCSR_INTC_MB1C,
1167 TSI148_LCSR_INTC_MB2C,
1168 TSI148_LCSR_INTC_MB3C };
1169
1170
1171
1172
1173#define TSI148_LCSR_INTM1_DMA1M_M (3<<18)
1174#define TSI148_LCSR_INTM1_DMA0M_M (3<<16)
1175#define TSI148_LCSR_INTM1_LM3M_M (3<<14)
1176#define TSI148_LCSR_INTM1_LM2M_M (3<<12)
1177#define TSI148_LCSR_INTM1_LM1M_M (3<<10)
1178#define TSI148_LCSR_INTM1_LM0M_M (3<<8)
1179#define TSI148_LCSR_INTM1_MB3M_M (3<<6)
1180#define TSI148_LCSR_INTM1_MB2M_M (3<<4)
1181#define TSI148_LCSR_INTM1_MB1M_M (3<<2)
1182#define TSI148_LCSR_INTM1_MB0M_M (3<<0)
1183
1184
1185
1186
1187#define TSI148_LCSR_INTM2_PERRM_M (3<<26)
1188#define TSI148_LCSR_INTM2_VERRM_M (3<<24)
1189#define TSI148_LCSR_INTM2_VIEM_M (3<<22)
1190#define TSI148_LCSR_INTM2_IACKM_M (3<<20)
1191#define TSI148_LCSR_INTM2_SYSFLM_M (3<<18)
1192#define TSI148_LCSR_INTM2_ACFLM_M (3<<16)
1193#define TSI148_LCSR_INTM2_IRQ7M_M (3<<14)
1194#define TSI148_LCSR_INTM2_IRQ6M_M (3<<12)
1195#define TSI148_LCSR_INTM2_IRQ5M_M (3<<10)
1196#define TSI148_LCSR_INTM2_IRQ4M_M (3<<8)
1197#define TSI148_LCSR_INTM2_IRQ3M_M (3<<6)
1198#define TSI148_LCSR_INTM2_IRQ2M_M (3<<4)
1199#define TSI148_LCSR_INTM2_IRQ1M_M (3<<2)
1200
1201
1202
1203
1204#define TSI148_LCSR_DCTL_ABT (1<<27)
1205#define TSI148_LCSR_DCTL_PAU (1<<26)
1206#define TSI148_LCSR_DCTL_DGO (1<<25)
1207
1208#define TSI148_LCSR_DCTL_MOD (1<<23)
1209
1210#define TSI148_LCSR_DCTL_VBKS_M (7<<12)
1211#define TSI148_LCSR_DCTL_VBKS_32 (0<<12)
1212#define TSI148_LCSR_DCTL_VBKS_64 (1<<12)
1213#define TSI148_LCSR_DCTL_VBKS_128 (2<<12)
1214#define TSI148_LCSR_DCTL_VBKS_256 (3<<12)
1215#define TSI148_LCSR_DCTL_VBKS_512 (4<<12)
1216#define TSI148_LCSR_DCTL_VBKS_1024 (5<<12)
1217#define TSI148_LCSR_DCTL_VBKS_2048 (6<<12)
1218#define TSI148_LCSR_DCTL_VBKS_4096 (7<<12)
1219
1220#define TSI148_LCSR_DCTL_VBOT_M (7<<8)
1221#define TSI148_LCSR_DCTL_VBOT_0 (0<<8)
1222#define TSI148_LCSR_DCTL_VBOT_1 (1<<8)
1223#define TSI148_LCSR_DCTL_VBOT_2 (2<<8)
1224#define TSI148_LCSR_DCTL_VBOT_4 (3<<8)
1225#define TSI148_LCSR_DCTL_VBOT_8 (4<<8)
1226#define TSI148_LCSR_DCTL_VBOT_16 (5<<8)
1227#define TSI148_LCSR_DCTL_VBOT_32 (6<<8)
1228#define TSI148_LCSR_DCTL_VBOT_64 (7<<8)
1229
1230#define TSI148_LCSR_DCTL_PBKS_M (7<<4)
1231#define TSI148_LCSR_DCTL_PBKS_32 (0<<4)
1232#define TSI148_LCSR_DCTL_PBKS_64 (1<<4)
1233#define TSI148_LCSR_DCTL_PBKS_128 (2<<4)
1234#define TSI148_LCSR_DCTL_PBKS_256 (3<<4)
1235#define TSI148_LCSR_DCTL_PBKS_512 (4<<4)
1236#define TSI148_LCSR_DCTL_PBKS_1024 (5<<4)
1237#define TSI148_LCSR_DCTL_PBKS_2048 (6<<4)
1238#define TSI148_LCSR_DCTL_PBKS_4096 (7<<4)
1239
1240#define TSI148_LCSR_DCTL_PBOT_M (7<<0)
1241#define TSI148_LCSR_DCTL_PBOT_0 (0<<0)
1242#define TSI148_LCSR_DCTL_PBOT_1 (1<<0)
1243#define TSI148_LCSR_DCTL_PBOT_2 (2<<0)
1244#define TSI148_LCSR_DCTL_PBOT_4 (3<<0)
1245#define TSI148_LCSR_DCTL_PBOT_8 (4<<0)
1246#define TSI148_LCSR_DCTL_PBOT_16 (5<<0)
1247#define TSI148_LCSR_DCTL_PBOT_32 (6<<0)
1248#define TSI148_LCSR_DCTL_PBOT_64 (7<<0)
1249
1250
1251
1252
1253#define TSI148_LCSR_DSTA_SMA (1<<31)
1254#define TSI148_LCSR_DSTA_RTA (1<<30)
1255#define TSI148_LCSR_DSTA_MRC (1<<29)
1256#define TSI148_LCSR_DSTA_VBE (1<<28)
1257#define TSI148_LCSR_DSTA_ABT (1<<27)
1258#define TSI148_LCSR_DSTA_PAU (1<<26)
1259#define TSI148_LCSR_DSTA_DON (1<<25)
1260#define TSI148_LCSR_DSTA_BSY (1<<24)
1261
1262
1263
1264
1265#define TSI148_LCSR_DCLAL_M (0x3FFFFFF<<6)
1266
1267
1268
1269
1270#define TSI148_LCSR_DSAT_TYP_M (3<<28)
1271#define TSI148_LCSR_DSAT_TYP_PCI (0<<28)
1272#define TSI148_LCSR_DSAT_TYP_VME (1<<28)
1273#define TSI148_LCSR_DSAT_TYP_PAT (2<<28)
1274
1275#define TSI148_LCSR_DSAT_PSZ (1<<25)
1276#define TSI148_LCSR_DSAT_NIN (1<<24)
1277
1278#define TSI148_LCSR_DSAT_2eSSTM_M (3<<11)
1279#define TSI148_LCSR_DSAT_2eSSTM_160 (0<<11)
1280#define TSI148_LCSR_DSAT_2eSSTM_267 (1<<11)
1281#define TSI148_LCSR_DSAT_2eSSTM_320 (2<<11)
1282
1283#define TSI148_LCSR_DSAT_TM_M (7<<8)
1284#define TSI148_LCSR_DSAT_TM_SCT (0<<8)
1285#define TSI148_LCSR_DSAT_TM_BLT (1<<8)
1286#define TSI148_LCSR_DSAT_TM_MBLT (2<<8)
1287#define TSI148_LCSR_DSAT_TM_2eVME (3<<8)
1288#define TSI148_LCSR_DSAT_TM_2eSST (4<<8)
1289#define TSI148_LCSR_DSAT_TM_2eSSTB (5<<8)
1290
1291#define TSI148_LCSR_DSAT_DBW_M (3<<6)
1292#define TSI148_LCSR_DSAT_DBW_16 (0<<6)
1293#define TSI148_LCSR_DSAT_DBW_32 (1<<6)
1294
1295#define TSI148_LCSR_DSAT_SUP (1<<5)
1296#define TSI148_LCSR_DSAT_PGM (1<<4)
1297
1298#define TSI148_LCSR_DSAT_AMODE_M (0xf<<0)
1299#define TSI148_LCSR_DSAT_AMODE_A16 (0<<0)
1300#define TSI148_LCSR_DSAT_AMODE_A24 (1<<0)
1301#define TSI148_LCSR_DSAT_AMODE_A32 (2<<0)
1302#define TSI148_LCSR_DSAT_AMODE_A64 (4<<0)
1303#define TSI148_LCSR_DSAT_AMODE_CRCSR (5<<0)
1304#define TSI148_LCSR_DSAT_AMODE_USER1 (8<<0)
1305#define TSI148_LCSR_DSAT_AMODE_USER2 (9<<0)
1306#define TSI148_LCSR_DSAT_AMODE_USER3 (0xa<<0)
1307#define TSI148_LCSR_DSAT_AMODE_USER4 (0xb<<0)
1308
1309
1310
1311
1312#define TSI148_LCSR_DDAT_TYP_PCI (0<<28)
1313#define TSI148_LCSR_DDAT_TYP_VME (1<<28)
1314
1315#define TSI148_LCSR_DDAT_2eSSTM_M (3<<11)
1316#define TSI148_LCSR_DDAT_2eSSTM_160 (0<<11)
1317#define TSI148_LCSR_DDAT_2eSSTM_267 (1<<11)
1318#define TSI148_LCSR_DDAT_2eSSTM_320 (2<<11)
1319
1320#define TSI148_LCSR_DDAT_TM_M (7<<8)
1321#define TSI148_LCSR_DDAT_TM_SCT (0<<8)
1322#define TSI148_LCSR_DDAT_TM_BLT (1<<8)
1323#define TSI148_LCSR_DDAT_TM_MBLT (2<<8)
1324#define TSI148_LCSR_DDAT_TM_2eVME (3<<8)
1325#define TSI148_LCSR_DDAT_TM_2eSST (4<<8)
1326#define TSI148_LCSR_DDAT_TM_2eSSTB (5<<8)
1327
1328#define TSI148_LCSR_DDAT_DBW_M (3<<6)
1329#define TSI148_LCSR_DDAT_DBW_16 (0<<6)
1330#define TSI148_LCSR_DDAT_DBW_32 (1<<6)
1331
1332#define TSI148_LCSR_DDAT_SUP (1<<5)
1333#define TSI148_LCSR_DDAT_PGM (1<<4)
1334
1335#define TSI148_LCSR_DDAT_AMODE_M (0xf<<0)
1336#define TSI148_LCSR_DDAT_AMODE_A16 (0<<0)
1337#define TSI148_LCSR_DDAT_AMODE_A24 (1<<0)
1338#define TSI148_LCSR_DDAT_AMODE_A32 (2<<0)
1339#define TSI148_LCSR_DDAT_AMODE_A64 (4<<0)
1340#define TSI148_LCSR_DDAT_AMODE_CRCSR (5<<0)
1341#define TSI148_LCSR_DDAT_AMODE_USER1 (8<<0)
1342#define TSI148_LCSR_DDAT_AMODE_USER2 (9<<0)
1343#define TSI148_LCSR_DDAT_AMODE_USER3 (0xa<<0)
1344#define TSI148_LCSR_DDAT_AMODE_USER4 (0xb<<0)
1345
1346
1347
1348
1349#define TSI148_LCSR_DNLAL_DNLAL_M (0x3FFFFFF<<6)
1350#define TSI148_LCSR_DNLAL_LLA (1<<0)
1351
1352
1353
1354
1355#define TSI148_LCSR_DBS_M (0x1FFFFF<<0)
1356
1357
1358
1359
1360
1361
1362
1363
1364#define TSI148_GCSR_GCTRL_LRST (1<<15)
1365#define TSI148_GCSR_GCTRL_SFAILEN (1<<14)
1366#define TSI148_GCSR_GCTRL_BDFAILS (1<<13)
1367#define TSI148_GCSR_GCTRL_SCON (1<<12)
1368#define TSI148_GCSR_GCTRL_MEN (1<<11)
1369
1370#define TSI148_GCSR_GCTRL_LMI3S (1<<7)
1371#define TSI148_GCSR_GCTRL_LMI2S (1<<6)
1372#define TSI148_GCSR_GCTRL_LMI1S (1<<5)
1373#define TSI148_GCSR_GCTRL_LMI0S (1<<4)
1374#define TSI148_GCSR_GCTRL_MBI3S (1<<3)
1375#define TSI148_GCSR_GCTRL_MBI2S (1<<2)
1376#define TSI148_GCSR_GCTRL_MBI1S (1<<1)
1377#define TSI148_GCSR_GCTRL_MBI0S (1<<0)
1378
1379#define TSI148_GCSR_GAP (1<<5)
1380#define TSI148_GCSR_GA_M (0x1F<<0)
1381
1382
1383
1384
1385
1386
1387
1388
1389#define TSI148_CRCSR_CSRBCR_LRSTC (1<<7)
1390#define TSI148_CRCSR_CSRBCR_SFAILC (1<<6)
1391#define TSI148_CRCSR_CSRBCR_BDFAILS (1<<5)
1392#define TSI148_CRCSR_CSRBCR_MENC (1<<4)
1393#define TSI148_CRCSR_CSRBCR_BERRSC (1<<3)
1394
1395
1396
1397
1398#define TSI148_CRCSR_CSRBSR_LISTS (1<<7)
1399#define TSI148_CRCSR_CSRBSR_SFAILS (1<<6)
1400#define TSI148_CRCSR_CSRBSR_BDFAILS (1<<5)
1401#define TSI148_CRCSR_CSRBSR_MENS (1<<4)
1402#define TSI148_CRCSR_CSRBSR_BERRS (1<<3)
1403
1404
1405
1406
1407#define TSI148_CRCSR_CBAR_M (0x1F<<3)
1408
1409#endif
1410