1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83char OSSIid_pmcc4_drvc[] =
84"@(#)pmcc4_drv.c - $Revision: 3.1 $ (c) Copyright 2002-2007 One Stop Systems, Inc.";
85
86#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
87
88#if defined (__FreeBSD__) || defined (__NetBSD__)
89#include <sys/param.h>
90#include <sys/systm.h>
91#include <sys/errno.h>
92#else
93#include <linux/types.h>
94#include "pmcc4_sysdep.h"
95#include <linux/errno.h>
96#include <linux/kernel.h>
97#include <linux/sched.h>
98#include <linux/timer.h>
99#include <linux/hdlc.h>
100#include <asm/io.h>
101#endif
102
103#include "sbecom_inline_linux.h"
104#include "libsbew.h"
105#include "pmcc4_private.h"
106#include "pmcc4.h"
107#include "pmcc4_ioctls.h"
108#include "musycc.h"
109#include "comet.h"
110#include "sbe_bid.h"
111
112#ifdef SBE_INCLUDE_SYMBOLS
113#define STATIC
114#else
115#define STATIC static
116#endif
117
118
119#define KERN_WARN KERN_WARNING
120
121
122status_t c4_wk_chan_init (mpi_t *, mch_t *);
123void c4_wq_port_cleanup (mpi_t *);
124status_t c4_wq_port_init (mpi_t *);
125
126int c4_loop_port (ci_t *, int, u_int8_t);
127status_t c4_set_port (ci_t *, int);
128status_t musycc_chan_down (ci_t *, int);
129
130u_int32_t musycc_chan_proto (int);
131status_t musycc_dump_ring (ci_t *, unsigned int);
132status_t __init musycc_init (ci_t *);
133void musycc_init_mdt (mpi_t *);
134void musycc_serv_req (mpi_t *, u_int32_t);
135void musycc_update_timeslots (mpi_t *);
136
137extern void musycc_update_tx_thp (mch_t *);
138extern int cxt1e1_log_level;
139extern int cxt1e1_max_mru;
140extern int cxt1e1_max_mtu;
141extern int max_rxdesc_used, max_rxdesc_default;
142extern int max_txdesc_used, max_txdesc_default;
143
144#if defined (__powerpc__)
145extern void *memset (void *s, int c, size_t n);
146
147#endif
148
149int drvr_state = SBE_DRVR_INIT;
150ci_t *c4_list = 0;
151ci_t *CI;
152
153
154
155void
156sbecom_set_loglevel (int d)
157{
158
159
160
161
162 if (d > LOG_DEBUG)
163 {
164 unsigned int channum = d - (LOG_DEBUG + 1);
165
166
167 (void) musycc_dump_ring ((ci_t *) CI, channum);
168
169 } else
170 {
171 if (cxt1e1_log_level != d)
172 {
173 pr_info("log level changed from %d to %d\n", cxt1e1_log_level, d);
174 cxt1e1_log_level = d;
175 } else
176 pr_info("log level is %d\n", cxt1e1_log_level);
177 }
178}
179
180
181mch_t *
182c4_find_chan (int channum)
183{
184 ci_t *ci;
185 mch_t *ch;
186 int portnum, gchan;
187
188 for (ci = c4_list; ci; ci = ci->next)
189 for (portnum = 0; portnum < ci->max_port; portnum++)
190 for (gchan = 0; gchan < MUSYCC_NCHANS; gchan++)
191 {
192 if ((ch = ci->port[portnum].chan[gchan]))
193 {
194 if ((ch->state != UNASSIGNED) &&
195 (ch->channum == channum))
196 return (ch);
197 }
198 }
199 return 0;
200}
201
202
203ci_t *__init
204c4_new (void *hi)
205{
206 ci_t *ci;
207
208#ifdef SBE_MAP_DEBUG
209 pr_warning("c4_new() entered, ci needs %u.\n",
210 (unsigned int) sizeof (ci_t));
211#endif
212
213 ci = (ci_t *) OS_kmalloc (sizeof (ci_t));
214 if (ci)
215 {
216 ci->hdw_info = hi;
217 ci->state = C_INIT;
218 ci->next = c4_list;
219 c4_list = ci;
220 ci->brdno = ci->next ? ci->next->brdno + 1 : 0;
221 } else
222 pr_warning("failed CI malloc, size %u.\n",
223 (unsigned int) sizeof (ci_t));
224
225 if (CI == 0)
226 CI = ci;
227 return ci;
228}
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256#define sbeLinkMask 0x41
257
258#define sbeLinkChange 0x40
259#define sbeLinkDown 0x01
260#define sbeAlarmsMask 0x07
261#define sbeE1AlarmsMask 0x107
262
263#define COMET_LBCMD_READ 0x80
264
265void
266checkPorts (ci_t * ci)
267{
268#ifndef CONFIG_SBE_PMCC4_NCOMM
269
270
271
272
273
274 comet_t *comet;
275 volatile u_int32_t value;
276 u_int32_t copyVal, LEDval;
277
278 u_int8_t portnum;
279
280 LEDval = 0;
281 for (portnum = 0; portnum < ci->max_port; portnum++)
282 {
283 copyVal = 0x12f & (ci->alarmed[portnum]);
284 comet = ci->port[portnum].cometbase;
285 value = pci_read_32 ((u_int32_t *) &comet->cdrc_ists) & sbeLinkMask;
286
287 if (value & sbeLinkChange)
288 {
289
290 if (!(((copyVal >> 3) & sbeLinkDown) ^ (value & sbeLinkDown)))
291 {
292 if (value & sbeLinkDown)
293 pr_warning("%s: Port %d momentarily recovered.\n",
294 ci->devname, portnum);
295 else
296 pr_warning("%s: Warning: Port %d link was briefly down.\n",
297 ci->devname, portnum);
298 } else if (value & sbeLinkDown)
299 pr_warning("%s: Warning: Port %d link is down.\n",
300 ci->devname, portnum);
301 else
302 {
303 pr_warning("%s: Port %d link has recovered.\n",
304 ci->devname, portnum);
305 copyVal |= 0x20;
306 }
307 copyVal |= 0x10;
308 }
309 copyVal &= 0x137;
310
311 if (value & sbeLinkDown)
312 copyVal |= 0x08;
313 else
314 {
315 copyVal |= 0x40;
316
317 if (IS_FRAME_ANY_E1 (ci->port[portnum].p.port_mode))
318 {
319
320
321
322
323
324
325
326
327 value = pci_read_32 ((u_int32_t *) &comet->e1_frmr_nat_ists);
328 if (value & 0x1f)
329 {
330 if (value & 0x10)
331 pr_warning("%s: E1 Port %d Codeword Sa4 change detected.\n",
332 ci->devname, portnum);
333 if (value & 0x08)
334 pr_warning("%s: E1 Port %d Codeword Sa5 change detected.\n",
335 ci->devname, portnum);
336 if (value & 0x04)
337 pr_warning("%s: E1 Port %d Codeword Sa6 change detected.\n",
338 ci->devname, portnum);
339 if (value & 0x02)
340 pr_warning("%s: E1 Port %d Codeword Sa7 change detected.\n",
341 ci->devname, portnum);
342 if (value & 0x01)
343 pr_warning("%s: E1 Port %d Codeword Sa8 change detected.\n",
344 ci->devname, portnum);
345 }
346 value = pci_read_32 ((u_int32_t *) &comet->e1_frmr_mists);
347 if (value & 0x3)
348 {
349 if (value & sbeE1CRC)
350 pr_warning("%s: E1 Port %d CRC-4 error(s) detected.\n",
351 ci->devname, portnum);
352 if (value & sbeE1errSMF)
353 pr_warning("%s: E1 Port %d received errored SMF.\n",
354 ci->devname, portnum);
355 }
356 value = pci_read_32 ((u_int32_t *) &comet->e1_frmr_masts) & 0xcc;
357
358
359
360
361
362
363 value = (value >> 2);
364 if (value & 0x30)
365 {
366 if (value & 0x20)
367 value |= 0x40;
368 if (value & 0x10)
369 value |= 0x100;
370 value &= ~0x30;
371 }
372 if (value != (copyVal & sbeE1AlarmsMask))
373 {
374 copyVal |= 0x10;
375 if ((copyVal & sbeRedAlm) && !(value & sbeRedAlm))
376 {
377 copyVal &= ~sbeRedAlm;
378 pr_warning("%s: E1 Port %d LOF alarm ended.\n",
379 ci->devname, portnum);
380 } else if (!(copyVal & sbeRedAlm) && (value & sbeRedAlm))
381 {
382 copyVal |= sbeRedAlm;
383 pr_warning("%s: E1 Warning: Port %d LOF alarm.\n",
384 ci->devname, portnum);
385 } else if ((copyVal & sbeYelAlm) && !(value & sbeYelAlm))
386 {
387 copyVal &= ~sbeYelAlm;
388 pr_warning("%s: E1 Port %d RAI alarm ended.\n",
389 ci->devname, portnum);
390 } else if (!(copyVal & sbeYelAlm) && (value & sbeYelAlm))
391 {
392 copyVal |= sbeYelAlm;
393 pr_warning("%s: E1 Warning: Port %d RAI alarm.\n",
394 ci->devname, portnum);
395 } else if ((copyVal & sbeE1RMAI) && !(value & sbeE1RMAI))
396 {
397 copyVal &= ~sbeE1RMAI;
398 pr_warning("%s: E1 Port %d RMAI alarm ended.\n",
399 ci->devname, portnum);
400 } else if (!(copyVal & sbeE1RMAI) && (value & sbeE1RMAI))
401 {
402 copyVal |= sbeE1RMAI;
403 pr_warning("%s: E1 Warning: Port %d RMAI alarm.\n",
404 ci->devname, portnum);
405 } else if ((copyVal & sbeAISAlm) && !(value & sbeAISAlm))
406 {
407 copyVal &= ~sbeAISAlm;
408 pr_warning("%s: E1 Port %d AIS alarm ended.\n",
409 ci->devname, portnum);
410 } else if (!(copyVal & sbeAISAlm) && (value & sbeAISAlm))
411 {
412 copyVal |= sbeAISAlm;
413 pr_warning("%s: E1 Warning: Port %d AIS alarm.\n",
414 ci->devname, portnum);
415 }
416 }
417
418 } else
419 {
420 value = pci_read_32 ((u_int32_t *) &comet->t1_almi_ists);
421 value &= sbeAlarmsMask;
422 if (value != (copyVal & sbeAlarmsMask))
423 {
424 copyVal |= 0x10;
425 if ((copyVal & sbeRedAlm) && !(value & sbeRedAlm))
426 {
427 copyVal &= ~sbeRedAlm;
428 pr_warning("%s: Port %d red alarm ended.\n",
429 ci->devname, portnum);
430 } else if (!(copyVal & sbeRedAlm) && (value & sbeRedAlm))
431 {
432 copyVal |= sbeRedAlm;
433 pr_warning("%s: Warning: Port %d red alarm.\n",
434 ci->devname, portnum);
435 } else if ((copyVal & sbeYelAlm) && !(value & sbeYelAlm))
436 {
437 copyVal &= ~sbeYelAlm;
438 pr_warning("%s: Port %d yellow (RAI) alarm ended.\n",
439 ci->devname, portnum);
440 } else if (!(copyVal & sbeYelAlm) && (value & sbeYelAlm))
441 {
442 copyVal |= sbeYelAlm;
443 pr_warning("%s: Warning: Port %d yellow (RAI) alarm.\n",
444 ci->devname, portnum);
445 } else if ((copyVal & sbeAISAlm) && !(value & sbeAISAlm))
446 {
447 copyVal &= ~sbeAISAlm;
448 pr_warning("%s: Port %d blue (AIS) alarm ended.\n",
449 ci->devname, portnum);
450 } else if (!(copyVal & sbeAISAlm) && (value & sbeAISAlm))
451 {
452 copyVal |= sbeAISAlm;
453 pr_warning("%s: Warning: Port %d blue (AIS) alarm.\n",
454 ci->devname, portnum);
455 }
456 }
457 }
458 }
459 if (copyVal & sbeAlarmsMask)
460 copyVal |= 0x80;
461 if (copyVal & 0x10)
462 LEDval |= 0x100;
463 LEDval |= ((copyVal & 0xc0) >> (6 - (portnum * 2)));
464
465 ci->alarmed[portnum] &= 0xfffff000;
466
467 ci->alarmed[portnum] |= (copyVal);
468
469
470
471
472
473
474 if (IS_FRAME_ANY_T1 (ci->port[portnum].p.port_mode))
475 {
476
477
478
479
480 value = pci_read_32 ((u_int32_t *) &comet->ibcd_ies);
481 value &= 0x3;
482 if (value & 0x2)
483 {
484
485 copyVal = c4_loop_port (ci, portnum, COMET_LBCMD_READ);
486
487 if (copyVal != COMET_MDIAG_LINELB)
488
489 c4_loop_port (ci, portnum, COMET_MDIAG_LINELB);
490
491 }
492 if (value & 0x1)
493 {
494
495 copyVal = c4_loop_port (ci, portnum, COMET_LBCMD_READ);
496
497 if (copyVal != COMET_MDIAG_LBOFF)
498
499 c4_loop_port (ci, portnum, COMET_MDIAG_LBOFF);
500
501 }
502 }
503 if (IS_FRAME_ANY_T1ESF (ci->port[portnum].p.port_mode))
504 {
505
506 value = pci_read_32 ((u_int32_t *) &comet->t1_rboc_sts) & 0x3f;
507 if (value == 0x07)
508 c4_loop_port (ci, portnum, COMET_MDIAG_LINELB);
509
510 if (value == 0x0a)
511 c4_loop_port (ci, portnum, COMET_MDIAG_PAYLB);
512
513 if ((value == 0x1c) || (value == 0x19) || (value == 0x12))
514 c4_loop_port (ci, portnum, COMET_MDIAG_LBOFF);
515
516 if (cxt1e1_log_level >= LOG_DEBUG)
517 if (value != 0x3f)
518 pr_warning("%s: BOC value = %x on Port %d\n",
519 ci->devname, value, portnum);
520
521 }
522 }
523
524
525 if (LEDval & 0x100)
526 pci_write_32 ((u_int32_t *) &ci->cpldbase->leds, LEDval & 0xff);
527#endif
528}
529
530
531STATIC void
532c4_watchdog (ci_t * ci)
533{
534 if (drvr_state != SBE_DRVR_AVAILABLE)
535 {
536 if (cxt1e1_log_level >= LOG_MONITOR)
537 pr_info("drvr not available (%x)\n", drvr_state);
538 return;
539 }
540 ci->wdcount++;
541 checkPorts (ci);
542 ci->wd_notify = 0;
543}
544
545
546void
547c4_cleanup (void)
548{
549 ci_t *ci, *next;
550 mpi_t *pi;
551 int portnum, j;
552
553 ci = c4_list;
554 while (ci)
555 {
556 next = ci->next;
557 pci_write_32 ((u_int32_t *) &ci->cpldbase->leds, PMCC4_CPLD_LED_OFF);
558 for (portnum = 0; portnum < ci->max_port; portnum++)
559 {
560 pi = &ci->port[portnum];
561 c4_wq_port_cleanup (pi);
562 for (j = 0; j < MUSYCC_NCHANS; j++)
563 {
564 if (pi->chan[j])
565 OS_kfree (pi->chan[j]);
566 }
567 OS_kfree (pi->regram_saved);
568 }
569 OS_kfree (ci->iqd_p_saved);
570 OS_kfree (ci);
571 ci = next;
572 }
573}
574
575
576
577
578
579
580
581
582
583
584int
585c4_get_portcfg (ci_t * ci)
586{
587 comet_t *comet;
588 int portnum, mask;
589 u_int32_t wdata, rdata;
590
591 wdata = COMET_MDIAG_LBOFF;
592
593 mask = 0;
594 for (portnum = 0; portnum < MUSYCC_NPORTS; portnum++)
595 {
596 comet = ci->port[portnum].cometbase;
597 pci_write_32 ((u_int32_t *) &comet->mdiag, wdata);
598 rdata = pci_read_32 ((u_int32_t *) &comet->mdiag) & COMET_MDIAG_LBMASK;
599 if (wdata == rdata)
600 mask |= 1 << portnum;
601 }
602 return mask;
603}
604
605
606
607
608status_t __init
609c4_init (ci_t * ci, u_char *func0, u_char *func1)
610{
611 mpi_t *pi;
612 mch_t *ch;
613 static u_int32_t count = 0;
614 int portnum, j;
615
616 ci->state = C_INIT;
617 ci->brdno = count++;
618 ci->intlog.this_status_new = 0;
619 atomic_set (&ci->bh_pending, 0);
620
621 ci->reg = (struct musycc_globalr *) func0;
622 ci->eeprombase = (u_int32_t *) (func1 + EEPROM_OFFSET);
623 ci->cpldbase = (c4cpld_t *) ((u_int32_t *) (func1 + ISPLD_OFFSET));
624
625
626#ifdef CONFIG_SBE_PMCC4_NCOMM
627
628 pci_write_32 ((u_int32_t *) &ci->reg->glcd, GCD_MAGIC);
629#else
630
631 pci_write_32 ((u_int32_t *) &ci->reg->glcd, GCD_MAGIC | MUSYCC_GCD_INTB_DISABLE);
632#endif
633
634 {
635 int pmsk;
636
637
638 for (portnum = 0; portnum < MUSYCC_NPORTS; portnum++)
639 {
640 pi = &ci->port[portnum];
641 pi->cometbase = (comet_t *) ((u_int32_t *) (func1 + COMET_OFFSET (portnum)));
642 pi->reg = (struct musycc_globalr *) ((u_char *) ci->reg + (portnum * 0x800));
643 pi->portnum = portnum;
644 pi->p.portnum = portnum;
645 pi->openchans = 0;
646#ifdef SBE_MAP_DEBUG
647 pr_info("Comet-%d: addr = %p\n", portnum, pi->cometbase);
648#endif
649 }
650 pmsk = c4_get_portcfg (ci);
651 switch (pmsk)
652 {
653 case 0x1:
654 ci->max_port = 1;
655 break;
656 case 0x3:
657 ci->max_port = 2;
658 break;
659#if 0
660 case 0x7:
661 ci->max_port = 3;
662 break;
663#endif
664 case 0xf:
665 ci->max_port = 4;
666 break;
667 default:
668 ci->max_port = 0;
669 pr_warning("%s: illegal port configuration (%x)\n",
670 ci->devname, pmsk);
671 return SBE_DRVR_FAIL;
672 }
673#ifdef SBE_MAP_DEBUG
674 pr_info(">> %s: c4_get_build - pmsk %x max_port %x\n",
675 ci->devname, pmsk, ci->max_port);
676#endif
677 }
678
679 for (portnum = 0; portnum < ci->max_port; portnum++)
680 {
681 pi = &ci->port[portnum];
682 pi->up = ci;
683 pi->sr_last = 0xffffffff;
684 pi->p.port_mode = CFG_FRAME_SF;
685 pi->p.portP = (CFG_CLK_PORT_EXTERNAL | CFG_LBO_LH0);
686
687 OS_sem_init (&pi->sr_sem_busy, SEM_AVAILABLE);
688 OS_sem_init (&pi->sr_sem_wait, SEM_TAKEN);
689
690 for (j = 0; j < 32; j++)
691 {
692 pi->fifomap[j] = -1;
693 pi->tsm[j] = 0;
694 }
695
696
697 for (j = 0; j < MUSYCC_NCHANS; j++)
698 {
699 ch = OS_kmalloc (sizeof (mch_t));
700 if (ch)
701 {
702 pi->chan[j] = ch;
703 ch->state = UNASSIGNED;
704 ch->up = pi;
705 ch->gchan = (-1);
706 ch->channum = (-1);
707 ch->p.card = ci->brdno;
708 ch->p.port = portnum;
709 ch->p.channum = (-1);
710 ch->p.mode_56k = 0;
711 } else
712 {
713 pr_warning("failed mch_t malloc, port %d channel %d size %u.\n",
714 portnum, j, (unsigned int) sizeof (mch_t));
715 break;
716 }
717 }
718 }
719
720
721 {
722
723
724
725
726
727
728
729 pci_write_32 ((u_int32_t *) &ci->cpldbase->leds,
730 PMCC4_CPLD_LED_GREEN | PMCC4_CPLD_LED_YELLOW);
731 OS_uwait (750000, "leds");
732 pci_write_32 ((u_int32_t *) &ci->cpldbase->leds, PMCC4_CPLD_LED_OFF);
733 }
734
735 OS_init_watchdog (&ci->wd, (void (*) (void *)) c4_watchdog, ci, WATCHDOG_TIMEOUT);
736 return SBE_DRVR_SUCCESS;
737}
738
739
740
741
742status_t __init
743c4_init2 (ci_t * ci)
744{
745 status_t ret;
746
747
748 if ((ret = musycc_init (ci)) != SBE_DRVR_SUCCESS)
749 return ret;
750
751#if 0
752 ci->p.framing_type = FRAMING_CBP;
753 ci->p.h110enable = 1;
754#if 0
755 ci->p.hypersize = 0;
756#else
757 hyperdummy = 0;
758#endif
759 ci->p.clock = 0;
760
761 c4_card_set_params (ci, &ci->p);
762#endif
763 OS_start_watchdog (&ci->wd);
764 return SBE_DRVR_SUCCESS;
765}
766
767
768
769
770int
771c4_loop_port (ci_t * ci, int portnum, u_int8_t cmd)
772{
773 comet_t *comet;
774 volatile u_int32_t loopValue;
775
776 comet = ci->port[portnum].cometbase;
777 loopValue = pci_read_32 ((u_int32_t *) &comet->mdiag) & COMET_MDIAG_LBMASK;
778
779 if (cmd & COMET_LBCMD_READ)
780 return loopValue;
781
782 if (loopValue != cmd)
783 {
784 switch (cmd)
785 {
786 case COMET_MDIAG_LINELB:
787
788 pci_write_32 ((u_int32_t *) &comet->ibcd_cfg, 0x05);
789 break;
790 case COMET_MDIAG_LBOFF:
791
792 pci_write_32 ((u_int32_t *) &comet->ibcd_cfg, 0x00);
793 break;
794 }
795
796 pci_write_32 ((u_int32_t *) &comet->mdiag, cmd);
797 if (cxt1e1_log_level >= LOG_WARN)
798 pr_info("%s: loopback mode changed to %2x from %2x on Port %d\n",
799 ci->devname, cmd, loopValue, portnum);
800 loopValue = pci_read_32 ((u_int32_t *) &comet->mdiag) & COMET_MDIAG_LBMASK;
801 if (loopValue != cmd)
802 {
803 if (cxt1e1_log_level >= LOG_ERROR)
804 pr_info("%s: write to loop register failed, unknown state for Port %d\n",
805 ci->devname, portnum);
806 }
807 } else
808 {
809 if (cxt1e1_log_level >= LOG_WARN)
810 pr_info("%s: loopback already in that mode (%2x)\n",
811 ci->devname, loopValue);
812 }
813 return 0;
814}
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829status_t
830c4_frame_rw (ci_t * ci, struct sbecom_port_param * pp)
831{
832 comet_t *comet;
833 volatile u_int32_t data;
834
835 if (pp->portnum >= ci->max_port)
836 return ENXIO;
837
838 comet = ci->port[pp->portnum].cometbase;
839 data = pci_read_32 ((u_int32_t *) comet + pp->port_mode) & 0xff;
840
841 if (pp->portP)
842 {
843
844 if (pp->portStatus == data)
845 pr_info("%s: Port %d already that value! Writing again anyhow.\n",
846 ci->devname, pp->portnum);
847 pp->portP = (u_int8_t) data;
848 pci_write_32 ((u_int32_t *) comet + pp->port_mode,
849 pp->portStatus);
850 data = pci_read_32 ((u_int32_t *) comet + pp->port_mode) & 0xff;
851 }
852 pp->portStatus = (u_int8_t) data;
853 return 0;
854}
855
856
857
858
859
860
861
862
863
864
865
866
867
868status_t
869c4_pld_rw (ci_t * ci, struct sbecom_port_param * pp)
870{
871 volatile u_int32_t *regaddr;
872 volatile u_int32_t data;
873 int regnum = pp->port_mode;
874
875 regaddr = (u_int32_t *) ci->cpldbase + regnum;
876 data = pci_read_32 ((u_int32_t *) regaddr) & 0xff;
877
878 if (pp->portP)
879 {
880
881 pp->portP = (u_int8_t) data;
882 pci_write_32 ((u_int32_t *) regaddr, pp->portStatus);
883 data = pci_read_32 ((u_int32_t *) regaddr) & 0xff;
884 }
885 pp->portStatus = (u_int8_t) data;
886 return 0;
887}
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906status_t
907c4_musycc_rw (ci_t * ci, struct c4_musycc_param * mcp)
908{
909 mpi_t *pi;
910 volatile u_int32_t *dph;
911 u_int32_t *dpr = 0;
912
913 int offset = mcp->offset % 0x800;
914
915
916 int portnum, ramread = 0;
917 volatile u_int32_t data;
918
919
920
921
922
923 portnum = (mcp->offset % 0x6000) / 0x800;
924 if (portnum >= ci->max_port)
925 return ENXIO;
926 pi = &ci->port[portnum];
927 if (mcp->offset >= 0x6000)
928 offset += 0x6000;
929 dph = (u_int32_t *) ((u_long) pi->reg + offset);
930
931
932 dpr = (u_int32_t *) ((u_long) pi->regram + offset);
933 if (mcp->offset < 0x6000)
934
935 {
936 if (offset >= 0x200 && offset < 0x380)
937 ramread = 1;
938 if (offset >= 0x10 && offset < 0x200)
939 ramread = 1;
940 }
941
942 if (ramread)
943 {
944 data = *dpr;
945
946 } else
947 {
948 data = pci_read_32 ((u_int32_t *) dph);
949
950 }
951
952
953 if (mcp->RWportnum & 0x80)
954 {
955
956 if (mcp->value == data)
957 pr_info("%s: musycc grp%d already that value! writing again anyhow.\n",
958 ci->devname, (mcp->RWportnum & 0x7));
959
960 if (ramread)
961 *dpr = mcp->value;
962
963 pci_write_32 ((u_int32_t *) dph, mcp->value);
964 }
965 mcp->value = data;
966
967 return 0;
968}
969
970status_t
971c4_get_port (ci_t * ci, int portnum)
972{
973 if (portnum >= ci->max_port)
974 return ENXIO;
975
976 SD_SEM_TAKE (&ci->sem_wdbusy, "_wd_");
977
978 checkPorts (ci);
979 ci->port[portnum].p.portStatus = (u_int8_t) ci->alarmed[portnum];
980 ci->alarmed[portnum] &= 0xdf;
981 SD_SEM_GIVE (&ci->sem_wdbusy);
982 return 0;
983}
984
985status_t
986c4_set_port (ci_t * ci, int portnum)
987{
988 mpi_t *pi;
989 struct sbecom_port_param *pp;
990 int e1mode;
991 u_int8_t clck;
992 int i;
993
994 if (portnum >= ci->max_port)
995 return ENXIO;
996
997 pi = &ci->port[portnum];
998 pp = &ci->port[portnum].p;
999 e1mode = IS_FRAME_ANY_E1 (pp->port_mode);
1000 if (cxt1e1_log_level >= LOG_MONITOR2)
1001 {
1002 pr_info("%s: c4_set_port[%d]: entered, e1mode = %x, openchans %d.\n",
1003 ci->devname,
1004 portnum, e1mode, pi->openchans);
1005 }
1006 if (pi->openchans)
1007 return EBUSY;
1008
1009
1010 {
1011 status_t ret;
1012
1013 if ((ret = c4_wq_port_init (pi)))
1014
1015 return (ret);
1016 }
1017
1018 init_comet (ci, pi->cometbase, pp->port_mode, 1 , pp->portP);
1019 clck = pci_read_32 ((u_int32_t *) &ci->cpldbase->mclk) & PMCC4_CPLD_MCLK_MASK;
1020 if (e1mode)
1021 clck |= 1 << portnum;
1022 else
1023 clck &= 0xf ^ (1 << portnum);
1024
1025 pci_write_32 ((u_int32_t *) &ci->cpldbase->mclk, clck);
1026 pci_write_32 ((u_int32_t *) &ci->cpldbase->mcsr, PMCC4_CPLD_MCSR_IND);
1027 pci_write_32 ((u_int32_t *) &pi->reg->gbp, OS_vtophys (pi->regram));
1028
1029
1030
1031
1032
1033 pi->regram->grcd =
1034 __constant_cpu_to_le32 (MUSYCC_GRCD_RX_ENABLE |
1035 MUSYCC_GRCD_TX_ENABLE |
1036 MUSYCC_GRCD_OOFMP_DISABLE |
1037 MUSYCC_GRCD_SF_ALIGN |
1038
1039 MUSYCC_GRCD_COFAIRQ_DISABLE |
1040 MUSYCC_GRCD_MC_ENABLE |
1041 (MUSYCC_GRCD_POLLTH_32 << MUSYCC_GRCD_POLLTH_SHIFT));
1042
1043 pi->regram->pcd =
1044 __constant_cpu_to_le32 ((e1mode ? 1 : 0) |
1045 MUSYCC_PCD_TXSYNC_RISING |
1046 MUSYCC_PCD_RXSYNC_RISING |
1047 MUSYCC_PCD_RXDATA_RISING);
1048
1049
1050 pi->regram->mld = __constant_cpu_to_le32 (cxt1e1_max_mru | (cxt1e1_max_mru << 16));
1051
1052
1053 for (i = 0; i < 32; i++)
1054 {
1055
1056
1057
1058
1059
1060
1061 if (((i == 0) && e1mode) ||
1062 ((i == 16) && ((pp->port_mode == CFG_FRAME_E1CRC_CAS) || (pp->port_mode == CFG_FRAME_E1CRC_CAS_AMI)))
1063 || ((i > 23) && (!e1mode)))
1064 {
1065 pi->tsm[i] = 0xff;
1066 } else
1067 {
1068 pi->tsm[i] = 0x00;
1069 }
1070 }
1071 for (i = 0; i < MUSYCC_NCHANS; i++)
1072 {
1073 pi->regram->ttsm[i] = 0;
1074 pi->regram->rtsm[i] = 0;
1075 }
1076 FLUSH_MEM_WRITE ();
1077 musycc_serv_req (pi, SR_GROUP_INIT | SR_RX_DIRECTION);
1078 musycc_serv_req (pi, SR_GROUP_INIT | SR_TX_DIRECTION);
1079
1080 musycc_init_mdt (pi);
1081
1082 pi->group_is_set = 1;
1083 pi->p = *pp;
1084 return 0;
1085}
1086
1087
1088unsigned int max_int = 0;
1089
1090status_t
1091c4_new_chan (ci_t * ci, int portnum, int channum, void *user)
1092{
1093 mpi_t *pi;
1094 mch_t *ch;
1095 int gchan;
1096
1097 if (c4_find_chan (channum))
1098 return EEXIST;
1099
1100 if (portnum >= ci->max_port)
1101 return ENXIO;
1102
1103 pi = &(ci->port[portnum]);
1104
1105 for (gchan = 0; gchan < MUSYCC_NCHANS; gchan++)
1106 {
1107 ch = pi->chan[gchan];
1108 if (ch && ch->state == UNASSIGNED)
1109 break;
1110 }
1111 if (gchan == MUSYCC_NCHANS)
1112 return ENFILE;
1113
1114 ch->up = pi;
1115
1116
1117 ch->state = DOWN;
1118 ch->user = user;
1119 ch->gchan = gchan;
1120 ch->channum = channum;
1121 ch->p.channum = channum;
1122#if 1
1123 ch->p.card = ci->brdno;
1124 ch->p.port = portnum;
1125#endif
1126 ch->p.chan_mode = CFG_CH_PROTO_HDLC_FCS16;
1127 ch->p.idlecode = CFG_CH_FLAG_7E;
1128 ch->p.pad_fill_count = 2;
1129 spin_lock_init (&ch->ch_rxlock);
1130 spin_lock_init (&ch->ch_txlock);
1131
1132 {
1133 status_t ret;
1134
1135 if ((ret = c4_wk_chan_init (pi, ch)))
1136 return ret;
1137 }
1138
1139
1140 if (ci->first_if == 0)
1141
1142 {
1143 ci->first_if = ci->last_if = user;
1144 ci->first_channum = ci->last_channum = channum;
1145 } else
1146 {
1147 ci->last_if = user;
1148 if (ci->last_channum < channum)
1149 ci->last_channum = channum;
1150 }
1151 return 0;
1152}
1153
1154status_t
1155c4_del_chan (int channum)
1156{
1157 mch_t *ch;
1158
1159 if (!(ch = c4_find_chan (channum)))
1160 return ENOENT;
1161 if (ch->state == UP)
1162 musycc_chan_down ((ci_t *) 0, channum);
1163 ch->state = UNASSIGNED;
1164 ch->gchan = (-1);
1165 ch->channum = (-1);
1166 ch->p.channum = (-1);
1167 return 0;
1168}
1169
1170status_t
1171c4_del_chan_stats (int channum)
1172{
1173 mch_t *ch;
1174
1175 if (!(ch = c4_find_chan (channum)))
1176 return ENOENT;
1177
1178 memset (&ch->s, 0, sizeof (struct sbecom_chan_stats));
1179 return 0;
1180}
1181
1182
1183status_t
1184c4_set_chan (int channum, struct sbecom_chan_param * p)
1185{
1186 mch_t *ch;
1187 int i, x = 0;
1188
1189 if (!(ch = c4_find_chan (channum)))
1190 return ENOENT;
1191
1192#if 1
1193 if (ch->p.card != p->card ||
1194 ch->p.port != p->port ||
1195 ch->p.channum != p->channum)
1196 return EINVAL;
1197#endif
1198
1199 if (!(ch->up->group_is_set))
1200 {
1201 return EIO;
1202
1203
1204 }
1205
1206
1207
1208
1209
1210 if (ch->p.status != p->status || ch->p.chan_mode != p->chan_mode ||
1211 ch->p.data_inv != p->data_inv || ch->p.intr_mask != p->intr_mask ||
1212 ch->txd_free < ch->txd_num)
1213 x = 1;
1214 for (i = 0; i < 32; i++)
1215 if (ch->p.bitmask[i] != p->bitmask[i])
1216 x = 1;
1217 ch->p = *p;
1218 if (x && (ch->state == UP))
1219
1220 {
1221 status_t ret;
1222
1223 if ((ret = musycc_chan_down ((ci_t *) 0, channum)))
1224 return ret;
1225 if ((ret = c4_chan_up (ch->up->up, channum)))
1226 return ret;
1227 sd_enable_xmit (ch->user);
1228
1229 }
1230 return 0;
1231}
1232
1233
1234status_t
1235c4_get_chan (int channum, struct sbecom_chan_param * p)
1236{
1237 mch_t *ch;
1238
1239 if (!(ch = c4_find_chan (channum)))
1240 return ENOENT;
1241 *p = ch->p;
1242 return 0;
1243}
1244
1245status_t
1246c4_get_chan_stats (int channum, struct sbecom_chan_stats * p)
1247{
1248 mch_t *ch;
1249
1250 if (!(ch = c4_find_chan (channum)))
1251 return ENOENT;
1252 *p = ch->s;
1253 p->tx_pending = atomic_read (&ch->tx_pending);
1254 return 0;
1255}
1256
1257STATIC int
1258c4_fifo_alloc (mpi_t * pi, int chan, int *len)
1259{
1260 int i, l = 0, start = 0, max = 0, maxstart = 0;
1261
1262 for (i = 0; i < 32; i++)
1263 {
1264 if (pi->fifomap[i] != -1)
1265 {
1266 l = 0;
1267 start = i + 1;
1268 continue;
1269 }
1270 ++l;
1271 if (l > max)
1272 {
1273 max = l;
1274 maxstart = start;
1275 }
1276 if (max == *len)
1277 break;
1278 }
1279 if (max != *len)
1280 {
1281 if (cxt1e1_log_level >= LOG_WARN)
1282 pr_info("%s: wanted to allocate %d fifo space, but got only %d\n",
1283 pi->up->devname, *len, max);
1284 *len = max;
1285 }
1286 if (cxt1e1_log_level >= LOG_DEBUG)
1287 pr_info("%s: allocated %d fifo at %d for channel %d/%d\n",
1288 pi->up->devname, max, start, chan, pi->p.portnum);
1289 for (i = maxstart; i < (maxstart + max); i++)
1290 pi->fifomap[i] = chan;
1291 return start;
1292}
1293
1294void
1295c4_fifo_free (mpi_t * pi, int chan)
1296{
1297 int i;
1298
1299 if (cxt1e1_log_level >= LOG_DEBUG)
1300 pr_info("%s: deallocated fifo for channel %d/%d\n",
1301 pi->up->devname, chan, pi->p.portnum);
1302 for (i = 0; i < 32; i++)
1303 if (pi->fifomap[i] == chan)
1304 pi->fifomap[i] = -1;
1305}
1306
1307
1308status_t
1309c4_chan_up (ci_t * ci, int channum)
1310{
1311 mpi_t *pi;
1312 mch_t *ch;
1313 struct mbuf *m;
1314 struct mdesc *md;
1315 int nts, nbuf, txnum, rxnum;
1316 int addr, i, j, gchan;
1317 u_int32_t tmp;
1318
1319
1320 if (!(ch = c4_find_chan (channum)))
1321 return ENOENT;
1322 if (ch->state == UP)
1323 {
1324 if (cxt1e1_log_level >= LOG_MONITOR)
1325 pr_info("%s: channel already UP, graceful early exit\n",
1326 ci->devname);
1327 return 0;
1328 }
1329 pi = ch->up;
1330 gchan = ch->gchan;
1331
1332 nts = 0;
1333 for (i = 0; i < 32; i++)
1334 {
1335 if (ch->p.bitmask[i] & pi->tsm[i])
1336 {
1337 if (1 || cxt1e1_log_level >= LOG_WARN)
1338 {
1339 pr_info("%s: c4_chan_up[%d] EINVAL (attempt to cfg in-use or unavailable TimeSlot[%d])\n",
1340 ci->devname, channum, i);
1341 pr_info("+ ask4 %x, currently %x\n",
1342 ch->p.bitmask[i], pi->tsm[i]);
1343 }
1344 return EINVAL;
1345 }
1346 for (j = 0; j < 8; j++)
1347 if (ch->p.bitmask[i] & (1 << j))
1348 nts++;
1349 }
1350
1351 nbuf = nts / 8 ? nts / 8 : 1;
1352 if (!nbuf)
1353 {
1354
1355 pr_info("%s: c4_chan_up[%d] ENOBUFS (no TimeSlots assigned)\n",
1356 ci->devname, channum);
1357 return ENOBUFS;
1358 }
1359 addr = c4_fifo_alloc (pi, gchan, &nbuf);
1360 ch->state = UP;
1361
1362
1363 musycc_update_timeslots (pi);
1364
1365
1366 ch->s.tx_pending = 0;
1367
1368
1369 {
1370 u_int32_t ccd;
1371
1372 ccd = musycc_chan_proto (ch->p.chan_mode) << MUSYCC_CCD_PROTO_SHIFT;
1373 if ((ch->p.chan_mode == CFG_CH_PROTO_ISLP_MODE) ||
1374 (ch->p.chan_mode == CFG_CH_PROTO_TRANS))
1375 {
1376 ccd |= MUSYCC_CCD_FCS_XFER;
1377 }
1378 ccd |= 2 << MUSYCC_CCD_MAX_LENGTH;
1379 ccd |= ch->p.intr_mask;
1380 ccd |= addr << MUSYCC_CCD_BUFFER_LOC;
1381 if (ch->p.chan_mode == CFG_CH_PROTO_TRANS)
1382 ccd |= (nbuf) << MUSYCC_CCD_BUFFER_LENGTH;
1383 else
1384 ccd |= (nbuf - 1) << MUSYCC_CCD_BUFFER_LENGTH;
1385
1386 if (ch->p.data_inv & CFG_CH_DINV_TX)
1387 ccd |= MUSYCC_CCD_INVERT_DATA;
1388 pi->regram->tcct[gchan] = cpu_to_le32 (ccd);
1389
1390 if (ch->p.data_inv & CFG_CH_DINV_RX)
1391 ccd |= MUSYCC_CCD_INVERT_DATA;
1392 else
1393 ccd &= ~MUSYCC_CCD_INVERT_DATA;
1394 pi->regram->rcct[gchan] = cpu_to_le32 (ccd);
1395 FLUSH_MEM_WRITE ();
1396 }
1397
1398
1399 musycc_serv_req (pi, SR_CHANNEL_CONFIG | SR_RX_DIRECTION | gchan);
1400 musycc_serv_req (pi, SR_CHANNEL_CONFIG | SR_TX_DIRECTION | gchan);
1401
1402
1403
1404
1405
1406
1407 if (ch->p.chan_mode == CFG_CH_PROTO_TRANS)
1408 {
1409 if (max_rxdesc_used == max_rxdesc_default)
1410 max_rxdesc_used = MUSYCC_RXDESC_TRANS;
1411 if (max_txdesc_used == max_txdesc_default)
1412 max_txdesc_used = MUSYCC_TXDESC_TRANS;
1413 }
1414
1415
1416
1417
1418 rxnum = max_rxdesc_used + (nts / 4);
1419 txnum = max_txdesc_used + (nts / 4);
1420
1421#if 0
1422
1423 if (cxt1e1_log_level >= LOG_MONITOR)
1424 pr_info("%s: mode %x rxnum %d (rxused %d def %d) txnum %d (txused %d def %d)\n",
1425 ci->devname, ch->p.chan_mode,
1426 rxnum, max_rxdesc_used, max_rxdesc_default,
1427 txnum, max_txdesc_used, max_txdesc_default);
1428#endif
1429
1430 ch->rxd_num = rxnum;
1431 ch->txd_num = txnum;
1432 ch->rxix_irq_srv = 0;
1433
1434 ch->mdr = OS_kmalloc (sizeof (struct mdesc) * rxnum);
1435 ch->mdt = OS_kmalloc (sizeof (struct mdesc) * txnum);
1436 if (ch->p.chan_mode == CFG_CH_PROTO_TRANS)
1437 tmp = __constant_cpu_to_le32 (cxt1e1_max_mru | EOBIRQ_ENABLE);
1438 else
1439 tmp = __constant_cpu_to_le32 (cxt1e1_max_mru);
1440
1441 for (i = 0, md = ch->mdr; i < rxnum; i++, md++)
1442 {
1443 if (i == (rxnum - 1))
1444 {
1445 md->snext = &ch->mdr[0];
1446 } else
1447 {
1448 md->snext = &ch->mdr[i + 1];
1449 }
1450 md->next = cpu_to_le32 (OS_vtophys (md->snext));
1451
1452 if (!(m = OS_mem_token_alloc (cxt1e1_max_mru)))
1453 {
1454 if (cxt1e1_log_level >= LOG_MONITOR)
1455 pr_info("%s: c4_chan_up[%d] - token alloc failure, size = %d.\n",
1456 ci->devname, channum, cxt1e1_max_mru);
1457 goto errfree;
1458 }
1459 md->mem_token = m;
1460 md->data = cpu_to_le32 (OS_vtophys (OS_mem_token_data (m)));
1461 md->status = tmp | MUSYCC_RX_OWNED;
1462
1463
1464
1465 }
1466
1467 for (i = 0, md = ch->mdt; i < txnum; i++, md++)
1468 {
1469 md->status = HOST_TX_OWNED;
1470
1471
1472 md->mem_token = 0;
1473 md->data = 0;
1474 if (i == (txnum - 1))
1475 {
1476 md->snext = &ch->mdt[0];
1477 } else
1478 {
1479 md->snext = &ch->mdt[i + 1];
1480 }
1481 md->next = cpu_to_le32 (OS_vtophys (md->snext));
1482 }
1483 ch->txd_irq_srv = ch->txd_usr_add = &ch->mdt[0];
1484 ch->txd_free = txnum;
1485 ch->tx_full = 0;
1486 ch->txd_required = 0;
1487
1488
1489 tmp = cpu_to_le32 (OS_vtophys (&ch->mdt[0]));
1490 pi->regram->thp[gchan] = tmp;
1491 pi->regram->tmp[gchan] = tmp;
1492
1493 tmp = cpu_to_le32 (OS_vtophys (&ch->mdr[0]));
1494 pi->regram->rhp[gchan] = tmp;
1495 pi->regram->rmp[gchan] = tmp;
1496
1497
1498 FLUSH_MEM_WRITE ();
1499 if (ch->p.status & RX_ENABLED)
1500 {
1501#ifdef RLD_TRANS_DEBUG
1502 pr_info("++ c4_chan_up() CHAN RX ACTIVATE: chan %d\n", ch->channum);
1503#endif
1504 ch->ch_start_rx = 0;
1505 musycc_serv_req (pi, SR_CHANNEL_ACTIVATE | SR_RX_DIRECTION | gchan);
1506 }
1507 if (ch->p.status & TX_ENABLED)
1508 {
1509#ifdef RLD_TRANS_DEBUG
1510 pr_info("++ c4_chan_up() CHAN TX ACTIVATE: chan %d <delayed>\n", ch->channum);
1511#endif
1512 ch->ch_start_tx = CH_START_TX_1ST;
1513
1514
1515 }
1516 ch->status = ch->p.status;
1517 pi->openchans++;
1518 return 0;
1519
1520errfree:
1521 while (i > 0)
1522 {
1523
1524 i--;
1525 OS_mem_token_free (ch->mdr[i].mem_token);
1526 }
1527 OS_kfree (ch->mdt);
1528 ch->mdt = 0;
1529 ch->txd_num = 0;
1530 OS_kfree (ch->mdr);
1531 ch->mdr = 0;
1532 ch->rxd_num = 0;
1533 ch->state = DOWN;
1534 return ENOBUFS;
1535}
1536
1537
1538
1539void
1540c4_stopwd (ci_t * ci)
1541{
1542 OS_stop_watchdog (&ci->wd);
1543 SD_SEM_TAKE (&ci->sem_wdbusy, "_stop_");
1544 SD_SEM_GIVE (&ci->sem_wdbusy);
1545}
1546
1547
1548void
1549sbecom_get_brdinfo (ci_t * ci, struct sbe_brd_info * bip, u_int8_t *bsn)
1550{
1551 char *np;
1552 u_int32_t sn = 0;
1553 int i;
1554
1555 bip->brdno = ci->brdno;
1556 bip->brd_id = ci->brd_id;
1557 bip->brd_hdw_id = ci->hdw_bid;
1558 bip->brd_chan_cnt = MUSYCC_NCHANS * ci->max_port;
1559
1560 bip->brd_port_cnt = ci->max_port;
1561 bip->brd_pci_speed = BINFO_PCI_SPEED_unk;
1562
1563
1564 if (ci->first_if)
1565 {
1566 {
1567 struct net_device *dev;
1568
1569 dev = (struct net_device *) ci->first_if;
1570 np = (char *) dev->name;
1571 }
1572 strncpy (bip->first_iname, np, CHNM_STRLEN - 1);
1573 } else
1574 strcpy (bip->first_iname, "<NULL>");
1575 if (ci->last_if)
1576 {
1577 {
1578 struct net_device *dev;
1579
1580 dev = (struct net_device *) ci->last_if;
1581 np = (char *) dev->name;
1582 }
1583 strncpy (bip->last_iname, np, CHNM_STRLEN - 1);
1584 } else
1585 strcpy (bip->last_iname, "<NULL>");
1586
1587 if (bsn)
1588 {
1589 for (i = 0; i < 3; i++)
1590 {
1591 bip->brd_mac_addr[i] = *bsn++;
1592 }
1593 for (; i < 6; i++)
1594 {
1595 bip->brd_mac_addr[i] = *bsn;
1596 sn = (sn << 8) | *bsn++;
1597 }
1598 } else
1599 {
1600 for (i = 0; i < 6; i++)
1601 bip->brd_mac_addr[i] = 0;
1602 }
1603 bip->brd_sn = sn;
1604}
1605
1606
1607status_t
1608c4_get_iidinfo (ci_t * ci, struct sbe_iid_info * iip)
1609{
1610 struct net_device *dev;
1611 char *np;
1612
1613 if (!(dev = getuserbychan (iip->channum)))
1614 return ENOENT;
1615
1616 np = dev->name;
1617 strncpy (iip->iname, np, CHNM_STRLEN - 1);
1618 return 0;
1619}
1620
1621
1622#ifdef CONFIG_SBE_PMCC4_NCOMM
1623void (*nciInterrupt[MAX_BOARDS][4]) (void);
1624extern void wanpmcC4T1E1_hookInterrupt (int cardID, int deviceID, void *handler);
1625
1626void
1627wanpmcC4T1E1_hookInterrupt (int cardID, int deviceID, void *handler)
1628{
1629 if (cardID < MAX_BOARDS)
1630 nciInterrupt[cardID][deviceID] = handler;
1631}
1632
1633irqreturn_t
1634c4_ebus_intr_th_handler (void *devp)
1635{
1636 ci_t *ci = (ci_t *) devp;
1637 volatile u_int32_t ists;
1638 int handled = 0;
1639 int brdno;
1640
1641
1642 brdno = ci->brdno;
1643 ists = pci_read_32 ((u_int32_t *) &ci->cpldbase->intr);
1644 if (ists & PMCC4_CPLD_INTR_CMT_1)
1645 {
1646 handled = 0x1;
1647 if (nciInterrupt[brdno][0] != NULL)
1648 (*nciInterrupt[brdno][0]) ();
1649 }
1650 if (ists & PMCC4_CPLD_INTR_CMT_2)
1651 {
1652 handled |= 0x2;
1653 if (nciInterrupt[brdno][1] != NULL)
1654 (*nciInterrupt[brdno][1]) ();
1655 }
1656 if (ists & PMCC4_CPLD_INTR_CMT_3)
1657 {
1658 handled |= 0x4;
1659 if (nciInterrupt[brdno][2] != NULL)
1660 (*nciInterrupt[brdno][2]) ();
1661 }
1662 if (ists & PMCC4_CPLD_INTR_CMT_4)
1663 {
1664 handled |= 0x8;
1665 if (nciInterrupt[brdno][3] != NULL)
1666 (*nciInterrupt[brdno][3]) ();
1667 }
1668#if 0
1669
1670
1671
1672 pci_write_32 ((u_int32_t *) &ci->reg->glcd, GCD_MAGIC | MUSYCC_GCD_INTB_DISABLE);
1673#endif
1674
1675 return IRQ_RETVAL (handled);
1676}
1677
1678
1679unsigned long
1680wanpmcC4T1E1_getBaseAddress (int cardID, int deviceID)
1681{
1682 ci_t *ci;
1683 unsigned long base = 0;
1684
1685 ci = c4_list;
1686 while (ci)
1687 {
1688 if (ci->brdno == cardID)
1689 {
1690 if (deviceID < ci->max_port)
1691 base = ((unsigned long) ci->port[deviceID].cometbase);
1692 break;
1693 }
1694 ci = ci->next;
1695 }
1696 return (base);
1697}
1698
1699#endif
1700
1701
1702
1703