1
2
3
4
5
6
7
8
9
10
11
12#include <linux/init.h>
13#include <linux/interrupt.h>
14#include <linux/irq.h>
15#include <linux/pci.h>
16#include <linux/serial_8250.h>
17
18#include <asm/sni.h>
19#include <asm/time.h>
20#include <asm/i8259.h>
21#include <asm/irq_cpu.h>
22
23#define cacheconf (*(volatile unsigned int *)PCIMT_CACHECONF)
24#define invspace (*(volatile unsigned int *)PCIMT_INVSPACE)
25
26static void __init sni_pcimt_sc_init(void)
27{
28 unsigned int scsiz, sc_size;
29
30 scsiz = cacheconf & 7;
31 if (scsiz == 0) {
32 printk("Second level cache is deactivated.\n");
33 return;
34 }
35 if (scsiz >= 6) {
36 printk("Invalid second level cache size configured, "
37 "deactivating second level cache.\n");
38 cacheconf = 0;
39 return;
40 }
41
42 sc_size = 128 << scsiz;
43 printk("%dkb second level cache detected, deactivating.\n", sc_size);
44 cacheconf = 0;
45}
46
47
48
49
50
51static inline void sni_pcimt_detect(void)
52{
53 char boardtype[80];
54 unsigned char csmsr;
55 char *p = boardtype;
56 unsigned int asic;
57
58 csmsr = *(volatile unsigned char *)PCIMT_CSMSR;
59
60 p += sprintf(p, "%s PCI", (csmsr & 0x80) ? "RM200" : "RM300");
61 if ((csmsr & 0x80) == 0)
62 p += sprintf(p, ", board revision %s",
63 (csmsr & 0x20) ? "D" : "C");
64 asic = csmsr & 0x80;
65 asic = (csmsr & 0x08) ? asic : !asic;
66 p += sprintf(p, ", ASIC PCI Rev %s", asic ? "1.0" : "1.1");
67 printk("%s.\n", boardtype);
68}
69
70#define PORT(_base,_irq) \
71 { \
72 .iobase = _base, \
73 .irq = _irq, \
74 .uartclk = 1843200, \
75 .iotype = UPIO_PORT, \
76 .flags = UPF_BOOT_AUTOCONF, \
77 }
78
79static struct plat_serial8250_port pcimt_data[] = {
80 PORT(0x3f8, 4),
81 PORT(0x2f8, 3),
82 { },
83};
84
85static struct platform_device pcimt_serial8250_device = {
86 .name = "serial8250",
87 .id = PLAT8250_DEV_PLATFORM,
88 .dev = {
89 .platform_data = pcimt_data,
90 },
91};
92
93static struct resource pcimt_cmos_rsrc[] = {
94 {
95 .start = 0x70,
96 .end = 0x71,
97 .flags = IORESOURCE_IO
98 },
99 {
100 .start = 8,
101 .end = 8,
102 .flags = IORESOURCE_IRQ
103 }
104};
105
106static struct platform_device pcimt_cmos_device = {
107 .name = "rtc_cmos",
108 .num_resources = ARRAY_SIZE(pcimt_cmos_rsrc),
109 .resource = pcimt_cmos_rsrc
110};
111
112
113static struct resource sni_io_resource = {
114 .start = 0x00000000UL,
115 .end = 0x03bfffffUL,
116 .name = "PCIMT IO MEM",
117 .flags = IORESOURCE_IO,
118};
119
120static struct resource pcimt_io_resources[] = {
121 {
122 .start = 0x00,
123 .end = 0x1f,
124 .name = "dma1",
125 .flags = IORESOURCE_BUSY
126 }, {
127 .start = 0x40,
128 .end = 0x5f,
129 .name = "timer",
130 .flags = IORESOURCE_BUSY
131 }, {
132 .start = 0x60,
133 .end = 0x6f,
134 .name = "keyboard",
135 .flags = IORESOURCE_BUSY
136 }, {
137 .start = 0x80,
138 .end = 0x8f,
139 .name = "dma page reg",
140 .flags = IORESOURCE_BUSY
141 }, {
142 .start = 0xc0,
143 .end = 0xdf,
144 .name = "dma2",
145 .flags = IORESOURCE_BUSY
146 }, {
147 .start = 0xcfc,
148 .end = 0xcff,
149 .name = "PCI config data",
150 .flags = IORESOURCE_BUSY
151 }
152};
153
154static struct resource pcimt_mem_resources[] = {
155 {
156
157
158
159
160 .start = 0x1a000000,
161 .end = 0x1affffff,
162 .name = "PCI INT ACK",
163 .flags = IORESOURCE_BUSY
164 }
165};
166
167static struct resource sni_mem_resource = {
168 .start = 0x18000000UL,
169 .end = 0x1fbfffffUL,
170 .name = "PCIMT PCI MEM",
171 .flags = IORESOURCE_MEM
172};
173
174static void __init sni_pcimt_resource_init(void)
175{
176 int i;
177
178
179 for (i = 0; i < ARRAY_SIZE(pcimt_io_resources); i++)
180 request_resource(&sni_io_resource, pcimt_io_resources + i);
181
182 for (i = 0; i < ARRAY_SIZE(pcimt_mem_resources); i++)
183 request_resource(&sni_mem_resource, pcimt_mem_resources + i);
184}
185
186extern struct pci_ops sni_pcimt_ops;
187
188static struct pci_controller sni_controller = {
189 .pci_ops = &sni_pcimt_ops,
190 .mem_resource = &sni_mem_resource,
191 .mem_offset = 0x00000000UL,
192 .io_resource = &sni_io_resource,
193 .io_offset = 0x00000000UL,
194 .io_map_base = SNI_PORT_BASE
195};
196
197static void enable_pcimt_irq(struct irq_data *d)
198{
199 unsigned int mask = 1 << (d->irq - PCIMT_IRQ_INT2);
200
201 *(volatile u8 *) PCIMT_IRQSEL |= mask;
202}
203
204void disable_pcimt_irq(struct irq_data *d)
205{
206 unsigned int mask = ~(1 << (d->irq - PCIMT_IRQ_INT2));
207
208 *(volatile u8 *) PCIMT_IRQSEL &= mask;
209}
210
211static struct irq_chip pcimt_irq_type = {
212 .name = "PCIMT",
213 .irq_mask = disable_pcimt_irq,
214 .irq_unmask = enable_pcimt_irq,
215};
216
217
218
219
220
221static void pcimt_hwint0(void)
222{
223 panic("Received int0 but no handler yet ...");
224}
225
226
227
228
229
230
231static void pcimt_hwint1(void)
232{
233 u8 pend = *(volatile char *)PCIMT_CSITPEND;
234 unsigned long flags;
235
236 if (pend & IT_EISA) {
237 int irq;
238
239
240
241
242
243 irq = i8259_irq();
244 if (unlikely(irq < 0))
245 return;
246
247 do_IRQ(irq);
248 }
249
250 if (!(pend & IT_SCSI)) {
251 flags = read_c0_status();
252 clear_c0_status(ST0_IM);
253 do_IRQ(PCIMT_IRQ_SCSI);
254 write_c0_status(flags);
255 }
256}
257
258
259
260
261static void pcimt_hwint3(void)
262{
263 u8 pend = *(volatile char *)PCIMT_CSITPEND;
264 int irq;
265
266 pend &= (IT_INTA | IT_INTB | IT_INTC | IT_INTD);
267 pend ^= (IT_INTA | IT_INTB | IT_INTC | IT_INTD);
268 clear_c0_status(IE_IRQ3);
269 irq = PCIMT_IRQ_INT2 + ffs(pend) - 1;
270 do_IRQ(irq);
271 set_c0_status(IE_IRQ3);
272}
273
274static void sni_pcimt_hwint(void)
275{
276 u32 pending = read_c0_cause() & read_c0_status();
277
278 if (pending & C_IRQ5)
279 do_IRQ(MIPS_CPU_IRQ_BASE + 7);
280 else if (pending & C_IRQ4)
281 do_IRQ(MIPS_CPU_IRQ_BASE + 6);
282 else if (pending & C_IRQ3)
283 pcimt_hwint3();
284 else if (pending & C_IRQ1)
285 pcimt_hwint1();
286 else if (pending & C_IRQ0) {
287 pcimt_hwint0();
288 }
289}
290
291void __init sni_pcimt_irq_init(void)
292{
293 int i;
294
295 *(volatile u8 *) PCIMT_IRQSEL = IT_ETH | IT_EISA;
296 mips_cpu_irq_init();
297
298 for (i = PCIMT_IRQ_INT2; i <= PCIMT_IRQ_SCSI; i++)
299 irq_set_chip_and_handler(i, &pcimt_irq_type, handle_level_irq);
300 sni_hwint = sni_pcimt_hwint;
301 change_c0_status(ST0_IM, IE_IRQ1|IE_IRQ3);
302}
303
304void __init sni_pcimt_init(void)
305{
306 sni_pcimt_detect();
307 sni_pcimt_sc_init();
308 ioport_resource.end = sni_io_resource.end;
309#ifdef CONFIG_PCI
310 PCIBIOS_MIN_IO = 0x9000;
311 register_pci_controller(&sni_controller);
312#endif
313 sni_pcimt_resource_init();
314}
315
316static int __init snirm_pcimt_setup_devinit(void)
317{
318 switch (sni_brd_type) {
319 case SNI_BRD_PCI_MTOWER:
320 case SNI_BRD_PCI_DESKTOP:
321 case SNI_BRD_PCI_MTOWER_CPLUS:
322 platform_device_register(&pcimt_serial8250_device);
323 platform_device_register(&pcimt_cmos_device);
324 break;
325 }
326
327 return 0;
328}
329
330device_initcall(snirm_pcimt_setup_devinit);
331
