1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16#include <linux/module.h>
17#include <linux/init.h>
18#include <linux/pci.h>
19#include <linux/pci_ids.h>
20#include <linux/edac.h>
21#include "edac_core.h"
22
23#define I82875P_REVISION " Ver: 2.0.2"
24#define EDAC_MOD_STR "i82875p_edac"
25
26#define i82875p_printk(level, fmt, arg...) \
27 edac_printk(level, "i82875p", fmt, ##arg)
28
29#define i82875p_mc_printk(mci, level, fmt, arg...) \
30 edac_mc_chipset_printk(mci, level, "i82875p", fmt, ##arg)
31
32#ifndef PCI_DEVICE_ID_INTEL_82875_0
33#define PCI_DEVICE_ID_INTEL_82875_0 0x2578
34#endif
35
36#ifndef PCI_DEVICE_ID_INTEL_82875_6
37#define PCI_DEVICE_ID_INTEL_82875_6 0x257e
38#endif
39
40
41#define I82875P_NR_DIMMS 8
42#define I82875P_NR_CSROWS(nr_chans) (I82875P_NR_DIMMS / (nr_chans))
43
44
45#define I82875P_EAP 0x58
46
47
48
49
50
51#define I82875P_DERRSYN 0x5c
52
53
54
55
56#define I82875P_DES 0x5d
57
58
59
60
61
62#define I82875P_ERRSTS 0xc8
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77#define I82875P_ERRCMD 0xca
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93#define I82875P_PCICMD6 0x04
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108#define I82875P_BAR6 0x10
109
110
111
112
113
114
115
116
117
118
119#define I82875P_DRB_SHIFT 26
120#define I82875P_DRB 0x00
121
122
123
124
125
126#define I82875P_DRA 0x10
127
128
129
130
131
132
133
134
135
136
137
138
139#define I82875P_DRC 0x68
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155enum i82875p_chips {
156 I82875P = 0,
157};
158
159struct i82875p_pvt {
160 struct pci_dev *ovrfl_pdev;
161 void __iomem *ovrfl_window;
162};
163
164struct i82875p_dev_info {
165 const char *ctl_name;
166};
167
168struct i82875p_error_info {
169 u16 errsts;
170 u32 eap;
171 u8 des;
172 u8 derrsyn;
173 u16 errsts2;
174};
175
176static const struct i82875p_dev_info i82875p_devs[] = {
177 [I82875P] = {
178 .ctl_name = "i82875p"},
179};
180
181static struct pci_dev *mci_pdev;
182
183
184
185static struct edac_pci_ctl_info *i82875p_pci;
186
187static void i82875p_get_error_info(struct mem_ctl_info *mci,
188 struct i82875p_error_info *info)
189{
190 struct pci_dev *pdev;
191
192 pdev = to_pci_dev(mci->pdev);
193
194
195
196
197
198
199 pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts);
200
201 if (!(info->errsts & 0x0081))
202 return;
203
204 pci_read_config_dword(pdev, I82875P_EAP, &info->eap);
205 pci_read_config_byte(pdev, I82875P_DES, &info->des);
206 pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn);
207 pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts2);
208
209
210
211
212
213
214
215 if ((info->errsts ^ info->errsts2) & 0x0081) {
216 pci_read_config_dword(pdev, I82875P_EAP, &info->eap);
217 pci_read_config_byte(pdev, I82875P_DES, &info->des);
218 pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn);
219 }
220
221 pci_write_bits16(pdev, I82875P_ERRSTS, 0x0081, 0x0081);
222}
223
224static int i82875p_process_error_info(struct mem_ctl_info *mci,
225 struct i82875p_error_info *info,
226 int handle_errors)
227{
228 int row, multi_chan;
229
230 multi_chan = mci->csrows[0]->nr_channels - 1;
231
232 if (!(info->errsts & 0x0081))
233 return 0;
234
235 if (!handle_errors)
236 return 1;
237
238 if ((info->errsts ^ info->errsts2) & 0x0081) {
239 edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1, 0, 0, 0,
240 -1, -1, -1,
241 "UE overwrote CE", "");
242 info->errsts = info->errsts2;
243 }
244
245 info->eap >>= PAGE_SHIFT;
246 row = edac_mc_find_csrow_by_page(mci, info->eap);
247
248 if (info->errsts & 0x0080)
249 edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1,
250 info->eap, 0, 0,
251 row, -1, -1,
252 "i82875p UE", "");
253 else
254 edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1,
255 info->eap, 0, info->derrsyn,
256 row, multi_chan ? (info->des & 0x1) : 0,
257 -1, "i82875p CE", "");
258
259 return 1;
260}
261
262static void i82875p_check(struct mem_ctl_info *mci)
263{
264 struct i82875p_error_info info;
265
266 edac_dbg(1, "MC%d\n", mci->mc_idx);
267 i82875p_get_error_info(mci, &info);
268 i82875p_process_error_info(mci, &info, 1);
269}
270
271
272static int i82875p_setup_overfl_dev(struct pci_dev *pdev,
273 struct pci_dev **ovrfl_pdev,
274 void __iomem **ovrfl_window)
275{
276 struct pci_dev *dev;
277 void __iomem *window;
278 int err;
279
280 *ovrfl_pdev = NULL;
281 *ovrfl_window = NULL;
282 dev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL);
283
284 if (dev == NULL) {
285
286
287
288
289
290 pci_write_bits8(pdev, 0xf4, 0x2, 0x2);
291 dev = pci_scan_single_device(pdev->bus, PCI_DEVFN(6, 0));
292
293 if (dev == NULL)
294 return 1;
295
296 err = pci_bus_add_device(dev);
297 if (err) {
298 i82875p_printk(KERN_ERR,
299 "%s(): pci_bus_add_device() Failed\n",
300 __func__);
301 }
302 pci_bus_assign_resources(dev->bus);
303 }
304
305 *ovrfl_pdev = dev;
306
307 if (pci_enable_device(dev)) {
308 i82875p_printk(KERN_ERR, "%s(): Failed to enable overflow "
309 "device\n", __func__);
310 return 1;
311 }
312
313 if (pci_request_regions(dev, pci_name(dev))) {
314#ifdef CORRECT_BIOS
315 goto fail0;
316#endif
317 }
318
319
320 window = pci_ioremap_bar(dev, 0);
321 if (window == NULL) {
322 i82875p_printk(KERN_ERR, "%s(): Failed to ioremap bar6\n",
323 __func__);
324 goto fail1;
325 }
326
327 *ovrfl_window = window;
328 return 0;
329
330fail1:
331 pci_release_regions(dev);
332
333#ifdef CORRECT_BIOS
334fail0:
335 pci_disable_device(dev);
336#endif
337
338 return 1;
339}
340
341
342static inline int dual_channel_active(u32 drc)
343{
344 return (drc >> 21) & 0x1;
345}
346
347static void i82875p_init_csrows(struct mem_ctl_info *mci,
348 struct pci_dev *pdev,
349 void __iomem * ovrfl_window, u32 drc)
350{
351 struct csrow_info *csrow;
352 struct dimm_info *dimm;
353 unsigned nr_chans = dual_channel_active(drc) + 1;
354 unsigned long last_cumul_size;
355 u8 value;
356 u32 drc_ddim;
357 u32 cumul_size, nr_pages;
358 int index, j;
359
360 drc_ddim = (drc >> 18) & 0x1;
361 last_cumul_size = 0;
362
363
364
365
366
367
368
369 for (index = 0; index < mci->nr_csrows; index++) {
370 csrow = mci->csrows[index];
371
372 value = readb(ovrfl_window + I82875P_DRB + index);
373 cumul_size = value << (I82875P_DRB_SHIFT - PAGE_SHIFT);
374 edac_dbg(3, "(%d) cumul_size 0x%x\n", index, cumul_size);
375 if (cumul_size == last_cumul_size)
376 continue;
377
378 csrow->first_page = last_cumul_size;
379 csrow->last_page = cumul_size - 1;
380 nr_pages = cumul_size - last_cumul_size;
381 last_cumul_size = cumul_size;
382
383 for (j = 0; j < nr_chans; j++) {
384 dimm = csrow->channels[j]->dimm;
385
386 dimm->nr_pages = nr_pages / nr_chans;
387 dimm->grain = 1 << 12;
388 dimm->mtype = MEM_DDR;
389 dimm->dtype = DEV_UNKNOWN;
390 dimm->edac_mode = drc_ddim ? EDAC_SECDED : EDAC_NONE;
391 }
392 }
393}
394
395static int i82875p_probe1(struct pci_dev *pdev, int dev_idx)
396{
397 int rc = -ENODEV;
398 struct mem_ctl_info *mci;
399 struct edac_mc_layer layers[2];
400 struct i82875p_pvt *pvt;
401 struct pci_dev *ovrfl_pdev;
402 void __iomem *ovrfl_window;
403 u32 drc;
404 u32 nr_chans;
405 struct i82875p_error_info discard;
406
407 edac_dbg(0, "\n");
408
409 ovrfl_pdev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL);
410
411 if (i82875p_setup_overfl_dev(pdev, &ovrfl_pdev, &ovrfl_window))
412 return -ENODEV;
413 drc = readl(ovrfl_window + I82875P_DRC);
414 nr_chans = dual_channel_active(drc) + 1;
415
416 layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
417 layers[0].size = I82875P_NR_CSROWS(nr_chans);
418 layers[0].is_virt_csrow = true;
419 layers[1].type = EDAC_MC_LAYER_CHANNEL;
420 layers[1].size = nr_chans;
421 layers[1].is_virt_csrow = false;
422 mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, sizeof(*pvt));
423 if (!mci) {
424 rc = -ENOMEM;
425 goto fail0;
426 }
427
428 edac_dbg(3, "init mci\n");
429 mci->pdev = &pdev->dev;
430 mci->mtype_cap = MEM_FLAG_DDR;
431 mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED;
432 mci->edac_cap = EDAC_FLAG_UNKNOWN;
433 mci->mod_name = EDAC_MOD_STR;
434 mci->mod_ver = I82875P_REVISION;
435 mci->ctl_name = i82875p_devs[dev_idx].ctl_name;
436 mci->dev_name = pci_name(pdev);
437 mci->edac_check = i82875p_check;
438 mci->ctl_page_to_phys = NULL;
439 edac_dbg(3, "init pvt\n");
440 pvt = (struct i82875p_pvt *)mci->pvt_info;
441 pvt->ovrfl_pdev = ovrfl_pdev;
442 pvt->ovrfl_window = ovrfl_window;
443 i82875p_init_csrows(mci, pdev, ovrfl_window, drc);
444 i82875p_get_error_info(mci, &discard);
445
446
447
448
449 if (edac_mc_add_mc(mci)) {
450 edac_dbg(3, "failed edac_mc_add_mc()\n");
451 goto fail1;
452 }
453
454
455 i82875p_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR);
456 if (!i82875p_pci) {
457 printk(KERN_WARNING
458 "%s(): Unable to create PCI control\n",
459 __func__);
460 printk(KERN_WARNING
461 "%s(): PCI error report via EDAC not setup\n",
462 __func__);
463 }
464
465
466 edac_dbg(3, "success\n");
467 return 0;
468
469fail1:
470 edac_mc_free(mci);
471
472fail0:
473 iounmap(ovrfl_window);
474 pci_release_regions(ovrfl_pdev);
475
476 pci_disable_device(ovrfl_pdev);
477
478 return rc;
479}
480
481
482static int i82875p_init_one(struct pci_dev *pdev,
483 const struct pci_device_id *ent)
484{
485 int rc;
486
487 edac_dbg(0, "\n");
488 i82875p_printk(KERN_INFO, "i82875p init one\n");
489
490 if (pci_enable_device(pdev) < 0)
491 return -EIO;
492
493 rc = i82875p_probe1(pdev, ent->driver_data);
494
495 if (mci_pdev == NULL)
496 mci_pdev = pci_dev_get(pdev);
497
498 return rc;
499}
500
501static void i82875p_remove_one(struct pci_dev *pdev)
502{
503 struct mem_ctl_info *mci;
504 struct i82875p_pvt *pvt = NULL;
505
506 edac_dbg(0, "\n");
507
508 if (i82875p_pci)
509 edac_pci_release_generic_ctl(i82875p_pci);
510
511 if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
512 return;
513
514 pvt = (struct i82875p_pvt *)mci->pvt_info;
515
516 if (pvt->ovrfl_window)
517 iounmap(pvt->ovrfl_window);
518
519 if (pvt->ovrfl_pdev) {
520#ifdef CORRECT_BIOS
521 pci_release_regions(pvt->ovrfl_pdev);
522#endif
523 pci_disable_device(pvt->ovrfl_pdev);
524 pci_dev_put(pvt->ovrfl_pdev);
525 }
526
527 edac_mc_free(mci);
528}
529
530static DEFINE_PCI_DEVICE_TABLE(i82875p_pci_tbl) = {
531 {
532 PCI_VEND_DEV(INTEL, 82875_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
533 I82875P},
534 {
535 0,
536 }
537};
538
539MODULE_DEVICE_TABLE(pci, i82875p_pci_tbl);
540
541static struct pci_driver i82875p_driver = {
542 .name = EDAC_MOD_STR,
543 .probe = i82875p_init_one,
544 .remove = i82875p_remove_one,
545 .id_table = i82875p_pci_tbl,
546};
547
548static int __init i82875p_init(void)
549{
550 int pci_rc;
551
552 edac_dbg(3, "\n");
553
554
555 opstate_init();
556
557 pci_rc = pci_register_driver(&i82875p_driver);
558
559 if (pci_rc < 0)
560 goto fail0;
561
562 if (mci_pdev == NULL) {
563 mci_pdev = pci_get_device(PCI_VENDOR_ID_INTEL,
564 PCI_DEVICE_ID_INTEL_82875_0, NULL);
565
566 if (!mci_pdev) {
567 edac_dbg(0, "875p pci_get_device fail\n");
568 pci_rc = -ENODEV;
569 goto fail1;
570 }
571
572 pci_rc = i82875p_init_one(mci_pdev, i82875p_pci_tbl);
573
574 if (pci_rc < 0) {
575 edac_dbg(0, "875p init fail\n");
576 pci_rc = -ENODEV;
577 goto fail1;
578 }
579 }
580
581 return 0;
582
583fail1:
584 pci_unregister_driver(&i82875p_driver);
585
586fail0:
587 if (mci_pdev != NULL)
588 pci_dev_put(mci_pdev);
589
590 return pci_rc;
591}
592
593static void __exit i82875p_exit(void)
594{
595 edac_dbg(3, "\n");
596
597 i82875p_remove_one(mci_pdev);
598 pci_dev_put(mci_pdev);
599
600 pci_unregister_driver(&i82875p_driver);
601
602}
603
604module_init(i82875p_init);
605module_exit(i82875p_exit);
606
607MODULE_LICENSE("GPL");
608MODULE_AUTHOR("Linux Networx (http://lnxi.com) Thayne Harbaugh");
609MODULE_DESCRIPTION("MC support for Intel 82875 memory hub controllers");
610
611module_param(edac_op_state, int, 0444);
612MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI");
613