1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31#ifndef __RADEON_DRV_H__
32#define __RADEON_DRV_H__
33
34#include <linux/firmware.h>
35#include <linux/platform_device.h>
36
37#include "radeon_family.h"
38
39
40
41
42#define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
43
44#define DRIVER_NAME "radeon"
45#define DRIVER_DESC "ATI Radeon"
46#define DRIVER_DATE "20080528"
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112#define DRIVER_MAJOR 1
113#define DRIVER_MINOR 33
114#define DRIVER_PATCHLEVEL 0
115
116
117#ifdef CONFIG_DRM_RADEON_UMS
118
119enum radeon_cp_microcode_version {
120 UCODE_R100,
121 UCODE_R200,
122 UCODE_R300,
123};
124
125typedef struct drm_radeon_freelist {
126 unsigned int age;
127 struct drm_buf *buf;
128 struct drm_radeon_freelist *next;
129 struct drm_radeon_freelist *prev;
130} drm_radeon_freelist_t;
131
132typedef struct drm_radeon_ring_buffer {
133 u32 *start;
134 u32 *end;
135 int size;
136 int size_l2qw;
137
138 int rptr_update;
139 int rptr_update_l2qw;
140
141 int fetch_size;
142 int fetch_size_l2ow;
143
144 u32 tail;
145 u32 tail_mask;
146 int space;
147
148 int high_mark;
149} drm_radeon_ring_buffer_t;
150
151typedef struct drm_radeon_depth_clear_t {
152 u32 rb3d_cntl;
153 u32 rb3d_zstencilcntl;
154 u32 se_cntl;
155} drm_radeon_depth_clear_t;
156
157struct drm_radeon_driver_file_fields {
158 int64_t radeon_fb_delta;
159};
160
161struct mem_block {
162 struct mem_block *next;
163 struct mem_block *prev;
164 int start;
165 int size;
166 struct drm_file *file_priv;
167};
168
169struct radeon_surface {
170 int refcount;
171 u32 lower;
172 u32 upper;
173 u32 flags;
174};
175
176struct radeon_virt_surface {
177 int surface_index;
178 u32 lower;
179 u32 upper;
180 u32 flags;
181 struct drm_file *file_priv;
182#define PCIGART_FILE_PRIV ((void *) -1L)
183};
184
185#define RADEON_FLUSH_EMITED (1 << 0)
186#define RADEON_PURGE_EMITED (1 << 1)
187
188struct drm_radeon_master_private {
189 drm_local_map_t *sarea;
190 drm_radeon_sarea_t *sarea_priv;
191};
192
193typedef struct drm_radeon_private {
194 drm_radeon_ring_buffer_t ring;
195
196 u32 fb_location;
197 u32 fb_size;
198 int new_memmap;
199
200 int gart_size;
201 u32 gart_vm_start;
202 unsigned long gart_buffers_offset;
203
204 int cp_mode;
205 int cp_running;
206
207 drm_radeon_freelist_t *head;
208 drm_radeon_freelist_t *tail;
209 int last_buf;
210 int writeback_works;
211
212 int usec_timeout;
213
214 int microcode_version;
215
216 struct {
217 u32 boxes;
218 int freelist_timeouts;
219 int freelist_loops;
220 int requested_bufs;
221 int last_frame_reads;
222 int last_clear_reads;
223 int clears;
224 int texture_uploads;
225 } stats;
226
227 int do_boxes;
228 int page_flipping;
229
230 u32 color_fmt;
231 unsigned int front_offset;
232 unsigned int front_pitch;
233 unsigned int back_offset;
234 unsigned int back_pitch;
235
236 u32 depth_fmt;
237 unsigned int depth_offset;
238 unsigned int depth_pitch;
239
240 u32 front_pitch_offset;
241 u32 back_pitch_offset;
242 u32 depth_pitch_offset;
243
244 drm_radeon_depth_clear_t depth_clear;
245
246 unsigned long ring_offset;
247 unsigned long ring_rptr_offset;
248 unsigned long buffers_offset;
249 unsigned long gart_textures_offset;
250
251 drm_local_map_t *sarea;
252 drm_local_map_t *cp_ring;
253 drm_local_map_t *ring_rptr;
254 drm_local_map_t *gart_textures;
255
256 struct mem_block *gart_heap;
257 struct mem_block *fb_heap;
258
259
260 wait_queue_head_t swi_queue;
261 atomic_t swi_emitted;
262 int vblank_crtc;
263 uint32_t irq_enable_reg;
264 uint32_t r500_disp_irq_reg;
265
266 struct radeon_surface surfaces[RADEON_MAX_SURFACES];
267 struct radeon_virt_surface virt_surfaces[2 * RADEON_MAX_SURFACES];
268
269 unsigned long pcigart_offset;
270 unsigned int pcigart_offset_set;
271 struct drm_ati_pcigart_info gart_info;
272
273 u32 scratch_ages[5];
274
275 int have_z_offset;
276
277
278 uint32_t flags;
279 resource_size_t fb_aper_offset;
280
281 int num_gb_pipes;
282 int num_z_pipes;
283 int track_flush;
284 drm_local_map_t *mmio;
285
286
287 int r600_max_pipes;
288 int r600_max_tile_pipes;
289 int r600_max_simds;
290 int r600_max_backends;
291 int r600_max_gprs;
292 int r600_max_threads;
293 int r600_max_stack_entries;
294 int r600_max_hw_contexts;
295 int r600_max_gs_threads;
296 int r600_sx_max_export_size;
297 int r600_sx_max_export_pos_size;
298 int r600_sx_max_export_smx_size;
299 int r600_sq_num_cf_insts;
300 int r700_sx_num_of_sets;
301 int r700_sc_prim_fifo_size;
302 int r700_sc_hiz_tile_fifo_size;
303 int r700_sc_earlyz_tile_fifo_fize;
304 int r600_group_size;
305 int r600_npipes;
306 int r600_nbanks;
307
308 struct mutex cs_mutex;
309 u32 cs_id_scnt;
310 u32 cs_id_wcnt;
311
312 struct drm_buf *blit_vb;
313
314
315 const struct firmware *me_fw, *pfp_fw;
316} drm_radeon_private_t;
317
318typedef struct drm_radeon_buf_priv {
319 u32 age;
320} drm_radeon_buf_priv_t;
321
322struct drm_buffer;
323
324typedef struct drm_radeon_kcmd_buffer {
325 int bufsz;
326 struct drm_buffer *buffer;
327 int nbox;
328 struct drm_clip_rect __user *boxes;
329} drm_radeon_kcmd_buffer_t;
330
331extern int radeon_no_wb;
332extern struct drm_ioctl_desc radeon_ioctls[];
333extern int radeon_max_ioctl;
334
335extern u32 radeon_get_ring_head(drm_radeon_private_t *dev_priv);
336extern void radeon_set_ring_head(drm_radeon_private_t *dev_priv, u32 val);
337
338#define GET_RING_HEAD(dev_priv) radeon_get_ring_head(dev_priv)
339#define SET_RING_HEAD(dev_priv, val) radeon_set_ring_head(dev_priv, val)
340
341
342
343
344static __inline__ int radeon_check_offset(drm_radeon_private_t *dev_priv,
345 u64 off)
346{
347 u32 fb_start = dev_priv->fb_location;
348 u32 fb_end = fb_start + dev_priv->fb_size - 1;
349 u32 gart_start = dev_priv->gart_vm_start;
350 u32 gart_end = gart_start + dev_priv->gart_size - 1;
351
352 return ((off >= fb_start && off <= fb_end) ||
353 (off >= gart_start && off <= gart_end));
354}
355
356
357extern void radeon_cp_discard_buffer(struct drm_device *dev, struct drm_master *master, struct drm_buf *buf);
358
359
360extern int radeon_cp_init(struct drm_device *dev, void *data, struct drm_file *file_priv);
361extern int radeon_cp_start(struct drm_device *dev, void *data, struct drm_file *file_priv);
362extern int radeon_cp_stop(struct drm_device *dev, void *data, struct drm_file *file_priv);
363extern int radeon_cp_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
364extern int radeon_cp_idle(struct drm_device *dev, void *data, struct drm_file *file_priv);
365extern int radeon_cp_resume(struct drm_device *dev, void *data, struct drm_file *file_priv);
366extern int radeon_engine_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
367extern int radeon_fullscreen(struct drm_device *dev, void *data, struct drm_file *file_priv);
368extern int radeon_cp_buffers(struct drm_device *dev, void *data, struct drm_file *file_priv);
369extern u32 radeon_read_fb_location(drm_radeon_private_t *dev_priv);
370extern void radeon_write_agp_location(drm_radeon_private_t *dev_priv, u32 agp_loc);
371extern void radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base);
372
373extern void radeon_freelist_reset(struct drm_device * dev);
374extern struct drm_buf *radeon_freelist_get(struct drm_device * dev);
375
376extern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n);
377
378extern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv);
379
380extern int radeon_driver_preinit(struct drm_device *dev, unsigned long flags);
381extern int radeon_presetup(struct drm_device *dev);
382extern int radeon_driver_postcleanup(struct drm_device *dev);
383
384extern int radeon_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv);
385extern int radeon_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv);
386extern int radeon_mem_init_heap(struct drm_device *dev, void *data, struct drm_file *file_priv);
387extern void radeon_mem_takedown(struct mem_block **heap);
388extern void radeon_mem_release(struct drm_file *file_priv,
389 struct mem_block *heap);
390
391extern void radeon_enable_bm(struct drm_radeon_private *dev_priv);
392extern u32 radeon_read_ring_rptr(drm_radeon_private_t *dev_priv, u32 off);
393extern void radeon_write_ring_rptr(drm_radeon_private_t *dev_priv, u32 off, u32 val);
394
395
396extern void radeon_irq_set_state(struct drm_device *dev, u32 mask, int state);
397extern int radeon_irq_emit(struct drm_device *dev, void *data, struct drm_file *file_priv);
398extern int radeon_irq_wait(struct drm_device *dev, void *data, struct drm_file *file_priv);
399
400extern void radeon_do_release(struct drm_device * dev);
401extern u32 radeon_get_vblank_counter(struct drm_device *dev, int crtc);
402extern int radeon_enable_vblank(struct drm_device *dev, int crtc);
403extern void radeon_disable_vblank(struct drm_device *dev, int crtc);
404extern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS);
405extern void radeon_driver_irq_preinstall(struct drm_device * dev);
406extern int radeon_driver_irq_postinstall(struct drm_device *dev);
407extern void radeon_driver_irq_uninstall(struct drm_device * dev);
408extern void radeon_enable_interrupt(struct drm_device *dev);
409extern int radeon_vblank_crtc_get(struct drm_device *dev);
410extern int radeon_vblank_crtc_set(struct drm_device *dev, int64_t value);
411
412extern int radeon_driver_load(struct drm_device *dev, unsigned long flags);
413extern int radeon_driver_unload(struct drm_device *dev);
414extern int radeon_driver_firstopen(struct drm_device *dev);
415extern void radeon_driver_preclose(struct drm_device *dev,
416 struct drm_file *file_priv);
417extern void radeon_driver_postclose(struct drm_device *dev,
418 struct drm_file *file_priv);
419extern void radeon_driver_lastclose(struct drm_device * dev);
420extern int radeon_driver_open(struct drm_device *dev,
421 struct drm_file *file_priv);
422extern long radeon_compat_ioctl(struct file *filp, unsigned int cmd,
423 unsigned long arg);
424
425extern int radeon_master_create(struct drm_device *dev, struct drm_master *master);
426extern void radeon_master_destroy(struct drm_device *dev, struct drm_master *master);
427extern void radeon_cp_dispatch_flip(struct drm_device *dev, struct drm_master *master);
428
429extern void r300_init_reg_flags(struct drm_device *dev);
430
431extern int r300_do_cp_cmdbuf(struct drm_device *dev,
432 struct drm_file *file_priv,
433 drm_radeon_kcmd_buffer_t *cmdbuf);
434
435
436extern int r600_do_engine_reset(struct drm_device *dev);
437extern int r600_do_cleanup_cp(struct drm_device *dev);
438extern int r600_do_init_cp(struct drm_device *dev, drm_radeon_init_t *init,
439 struct drm_file *file_priv);
440extern int r600_do_resume_cp(struct drm_device *dev, struct drm_file *file_priv);
441extern int r600_do_cp_idle(drm_radeon_private_t *dev_priv);
442extern void r600_do_cp_start(drm_radeon_private_t *dev_priv);
443extern void r600_do_cp_reset(drm_radeon_private_t *dev_priv);
444extern void r600_do_cp_stop(drm_radeon_private_t *dev_priv);
445extern int r600_cp_dispatch_indirect(struct drm_device *dev,
446 struct drm_buf *buf, int start, int end);
447extern int r600_page_table_init(struct drm_device *dev);
448extern void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info);
449extern int r600_cs_legacy_ioctl(struct drm_device *dev, void *data, struct drm_file *fpriv);
450extern void r600_cp_dispatch_swap(struct drm_device *dev, struct drm_file *file_priv);
451extern int r600_cp_dispatch_texture(struct drm_device *dev,
452 struct drm_file *file_priv,
453 drm_radeon_texture_t *tex,
454 drm_radeon_tex_image_t *image);
455
456extern int r600_prepare_blit_copy(struct drm_device *dev, struct drm_file *file_priv);
457extern void r600_done_blit_copy(struct drm_device *dev);
458extern void r600_blit_copy(struct drm_device *dev,
459 uint64_t src_gpu_addr, uint64_t dst_gpu_addr,
460 int size_bytes);
461extern void r600_blit_swap(struct drm_device *dev,
462 uint64_t src_gpu_addr, uint64_t dst_gpu_addr,
463 int sx, int sy, int dx, int dy,
464 int w, int h, int src_pitch, int dst_pitch, int cpp);
465
466
467
468#define RADEON_BOX_DMA_IDLE 0x1
469#define RADEON_BOX_RING_FULL 0x2
470#define RADEON_BOX_FLIP 0x4
471#define RADEON_BOX_WAIT_IDLE 0x8
472#define RADEON_BOX_TEXTURE_LOAD 0x10
473
474
475
476
477#define RADEON_MM_INDEX 0x0000
478#define RADEON_MM_DATA 0x0004
479
480#define RADEON_AGP_COMMAND 0x0f60
481#define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060
482# define RADEON_AGP_ENABLE (1<<8)
483#define RADEON_AUX_SCISSOR_CNTL 0x26f0
484# define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24)
485# define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25)
486# define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26)
487# define RADEON_SCISSOR_0_ENABLE (1 << 28)
488# define RADEON_SCISSOR_1_ENABLE (1 << 29)
489# define RADEON_SCISSOR_2_ENABLE (1 << 30)
490
491
492
493
494
495
496
497#define RADEON_BUS_CNTL 0x0030
498
499# define RADEON_BUS_MASTER_DIS (1 << 6)
500
501# define RS600_BUS_MASTER_DIS (1 << 14)
502# define RS600_MSI_REARM (1 << 20)
503
504
505#define RADEON_BUS_CNTL1 0x0034
506# define RADEON_PMI_BM_DIS (1 << 2)
507# define RADEON_PMI_INT_DIS (1 << 3)
508
509#define RV370_BUS_CNTL 0x004c
510# define RV370_PMI_BM_DIS (1 << 5)
511# define RV370_PMI_INT_DIS (1 << 6)
512
513#define RADEON_MSI_REARM_EN 0x0160
514
515# define RV370_MSI_REARM_EN (1 << 0)
516
517#define RADEON_CLOCK_CNTL_DATA 0x000c
518# define RADEON_PLL_WR_EN (1 << 7)
519#define RADEON_CLOCK_CNTL_INDEX 0x0008
520#define RADEON_CONFIG_APER_SIZE 0x0108
521#define RADEON_CONFIG_MEMSIZE 0x00f8
522#define RADEON_CRTC_OFFSET 0x0224
523#define RADEON_CRTC_OFFSET_CNTL 0x0228
524# define RADEON_CRTC_TILE_EN (1 << 15)
525# define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16)
526#define RADEON_CRTC2_OFFSET 0x0324
527#define RADEON_CRTC2_OFFSET_CNTL 0x0328
528
529#define RADEON_PCIE_INDEX 0x0030
530#define RADEON_PCIE_DATA 0x0034
531#define RADEON_PCIE_TX_GART_CNTL 0x10
532# define RADEON_PCIE_TX_GART_EN (1 << 0)
533# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0 << 1)
534# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1 << 1)
535# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3 << 1)
536# define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0 << 3)
537# define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1 << 3)
538# define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1 << 5)
539# define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1 << 8)
540#define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11
541#define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12
542#define RADEON_PCIE_TX_GART_BASE 0x13
543#define RADEON_PCIE_TX_GART_START_LO 0x14
544#define RADEON_PCIE_TX_GART_START_HI 0x15
545#define RADEON_PCIE_TX_GART_END_LO 0x16
546#define RADEON_PCIE_TX_GART_END_HI 0x17
547
548#define RS480_NB_MC_INDEX 0x168
549# define RS480_NB_MC_IND_WR_EN (1 << 8)
550#define RS480_NB_MC_DATA 0x16c
551
552#define RS690_MC_INDEX 0x78
553# define RS690_MC_INDEX_MASK 0x1ff
554# define RS690_MC_INDEX_WR_EN (1 << 9)
555# define RS690_MC_INDEX_WR_ACK 0x7f
556#define RS690_MC_DATA 0x7c
557
558
559#define RS480_MC_MISC_CNTL 0x18
560# define RS480_DISABLE_GTW (1 << 1)
561
562# define RS480_GART_INDEX_REG_EN (1 << 12)
563# define RS690_BLOCK_GFX_D3_EN (1 << 14)
564#define RS480_K8_FB_LOCATION 0x1e
565#define RS480_GART_FEATURE_ID 0x2b
566# define RS480_HANG_EN (1 << 11)
567# define RS480_TLB_ENABLE (1 << 18)
568# define RS480_P2P_ENABLE (1 << 19)
569# define RS480_GTW_LAC_EN (1 << 25)
570# define RS480_2LEVEL_GART (0 << 30)
571# define RS480_1LEVEL_GART (1 << 30)
572# define RS480_PDC_EN (1 << 31)
573#define RS480_GART_BASE 0x2c
574#define RS480_GART_CACHE_CNTRL 0x2e
575# define RS480_GART_CACHE_INVALIDATE (1 << 0)
576#define RS480_AGP_ADDRESS_SPACE_SIZE 0x38
577# define RS480_GART_EN (1 << 0)
578# define RS480_VA_SIZE_32MB (0 << 1)
579# define RS480_VA_SIZE_64MB (1 << 1)
580# define RS480_VA_SIZE_128MB (2 << 1)
581# define RS480_VA_SIZE_256MB (3 << 1)
582# define RS480_VA_SIZE_512MB (4 << 1)
583# define RS480_VA_SIZE_1GB (5 << 1)
584# define RS480_VA_SIZE_2GB (6 << 1)
585#define RS480_AGP_MODE_CNTL 0x39
586# define RS480_POST_GART_Q_SIZE (1 << 18)
587# define RS480_NONGART_SNOOP (1 << 19)
588# define RS480_AGP_RD_BUF_SIZE (1 << 20)
589# define RS480_REQ_TYPE_SNOOP_SHIFT 22
590# define RS480_REQ_TYPE_SNOOP_MASK 0x3
591# define RS480_REQ_TYPE_SNOOP_DIS (1 << 24)
592#define RS480_MC_MISC_UMA_CNTL 0x5f
593#define RS480_MC_MCLK_CNTL 0x7a
594#define RS480_MC_UMA_DUALCH_CNTL 0x86
595
596#define RS690_MC_FB_LOCATION 0x100
597#define RS690_MC_AGP_LOCATION 0x101
598#define RS690_MC_AGP_BASE 0x102
599#define RS690_MC_AGP_BASE_2 0x103
600
601#define RS600_MC_INDEX 0x70
602# define RS600_MC_ADDR_MASK 0xffff
603# define RS600_MC_IND_SEQ_RBS_0 (1 << 16)
604# define RS600_MC_IND_SEQ_RBS_1 (1 << 17)
605# define RS600_MC_IND_SEQ_RBS_2 (1 << 18)
606# define RS600_MC_IND_SEQ_RBS_3 (1 << 19)
607# define RS600_MC_IND_AIC_RBS (1 << 20)
608# define RS600_MC_IND_CITF_ARB0 (1 << 21)
609# define RS600_MC_IND_CITF_ARB1 (1 << 22)
610# define RS600_MC_IND_WR_EN (1 << 23)
611#define RS600_MC_DATA 0x74
612
613#define RS600_MC_STATUS 0x0
614# define RS600_MC_IDLE (1 << 1)
615#define RS600_MC_FB_LOCATION 0x4
616#define RS600_MC_AGP_LOCATION 0x5
617#define RS600_AGP_BASE 0x6
618#define RS600_AGP_BASE_2 0x7
619#define RS600_MC_CNTL1 0x9
620# define RS600_ENABLE_PAGE_TABLES (1 << 26)
621#define RS600_MC_PT0_CNTL 0x100
622# define RS600_ENABLE_PT (1 << 0)
623# define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15)
624# define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21)
625# define RS600_INVALIDATE_ALL_L1_TLBS (1 << 28)
626# define RS600_INVALIDATE_L2_CACHE (1 << 29)
627#define RS600_MC_PT0_CONTEXT0_CNTL 0x102
628# define RS600_ENABLE_PAGE_TABLE (1 << 0)
629# define RS600_PAGE_TABLE_TYPE_FLAT (0 << 1)
630#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR 0x112
631#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR 0x114
632#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c
633#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR 0x12c
634#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR 0x13c
635#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR 0x14c
636#define RS600_MC_PT0_CLIENT0_CNTL 0x16c
637# define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE (1 << 0)
638# define RS600_TRANSLATION_MODE_OVERRIDE (1 << 1)
639# define RS600_SYSTEM_ACCESS_MODE_MASK (3 << 8)
640# define RS600_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 8)
641# define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 8)
642# define RS600_SYSTEM_ACCESS_MODE_IN_SYS (2 << 8)
643# define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 8)
644# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH (0 << 10)
645# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 10)
646# define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11)
647# define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14)
648# define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
649# define RS600_INVALIDATE_L1_TLB (1 << 20)
650
651#define R520_MC_IND_INDEX 0x70
652#define R520_MC_IND_WR_EN (1 << 24)
653#define R520_MC_IND_DATA 0x74
654
655#define RV515_MC_FB_LOCATION 0x01
656#define RV515_MC_AGP_LOCATION 0x02
657#define RV515_MC_AGP_BASE 0x03
658#define RV515_MC_AGP_BASE_2 0x04
659
660#define R520_MC_FB_LOCATION 0x04
661#define R520_MC_AGP_LOCATION 0x05
662#define R520_MC_AGP_BASE 0x06
663#define R520_MC_AGP_BASE_2 0x07
664
665#define RADEON_MPP_TB_CONFIG 0x01c0
666#define RADEON_MEM_CNTL 0x0140
667#define RADEON_MEM_SDRAM_MODE_REG 0x0158
668#define RADEON_AGP_BASE_2 0x015c
669#define RS480_AGP_BASE_2 0x0164
670#define RADEON_AGP_BASE 0x0170
671
672
673#define R400_GB_PIPE_SELECT 0x402c
674#define RV530_GB_PIPE_SELECT2 0x4124
675#define R500_DYN_SCLK_PWMEM_PIPE 0x000d
676#define R300_GB_TILE_CONFIG 0x4018
677# define R300_ENABLE_TILING (1 << 0)
678# define R300_PIPE_COUNT_RV350 (0 << 1)
679# define R300_PIPE_COUNT_R300 (3 << 1)
680# define R300_PIPE_COUNT_R420_3P (6 << 1)
681# define R300_PIPE_COUNT_R420 (7 << 1)
682# define R300_TILE_SIZE_8 (0 << 4)
683# define R300_TILE_SIZE_16 (1 << 4)
684# define R300_TILE_SIZE_32 (2 << 4)
685# define R300_SUBPIXEL_1_12 (0 << 16)
686# define R300_SUBPIXEL_1_16 (1 << 16)
687#define R300_DST_PIPE_CONFIG 0x170c
688# define R300_PIPE_AUTO_CONFIG (1 << 31)
689#define R300_RB2D_DSTCACHE_MODE 0x3428
690# define R300_DC_AUTOFLUSH_ENABLE (1 << 8)
691# define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17)
692
693#define RADEON_RB3D_COLOROFFSET 0x1c40
694#define RADEON_RB3D_COLORPITCH 0x1c48
695
696#define RADEON_SRC_X_Y 0x1590
697
698#define RADEON_DP_GUI_MASTER_CNTL 0x146c
699# define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0)
700# define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1)
701# define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4)
702# define RADEON_GMC_BRUSH_NONE (15 << 4)
703# define RADEON_GMC_DST_16BPP (4 << 8)
704# define RADEON_GMC_DST_24BPP (5 << 8)
705# define RADEON_GMC_DST_32BPP (6 << 8)
706# define RADEON_GMC_DST_DATATYPE_SHIFT 8
707# define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12)
708# define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24)
709# define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24)
710# define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28)
711# define RADEON_GMC_WR_MSK_DIS (1 << 30)
712# define RADEON_ROP3_S 0x00cc0000
713# define RADEON_ROP3_P 0x00f00000
714#define RADEON_DP_WRITE_MASK 0x16cc
715#define RADEON_SRC_PITCH_OFFSET 0x1428
716#define RADEON_DST_PITCH_OFFSET 0x142c
717#define RADEON_DST_PITCH_OFFSET_C 0x1c80
718# define RADEON_DST_TILE_LINEAR (0 << 30)
719# define RADEON_DST_TILE_MACRO (1 << 30)
720# define RADEON_DST_TILE_MICRO (2 << 30)
721# define RADEON_DST_TILE_BOTH (3 << 30)
722
723#define RADEON_SCRATCH_REG0 0x15e0
724#define RADEON_SCRATCH_REG1 0x15e4
725#define RADEON_SCRATCH_REG2 0x15e8
726#define RADEON_SCRATCH_REG3 0x15ec
727#define RADEON_SCRATCH_REG4 0x15f0
728#define RADEON_SCRATCH_REG5 0x15f4
729#define RADEON_SCRATCH_UMSK 0x0770
730#define RADEON_SCRATCH_ADDR 0x0774
731
732#define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x))
733
734extern u32 radeon_get_scratch(drm_radeon_private_t *dev_priv, int index);
735
736#define GET_SCRATCH(dev_priv, x) radeon_get_scratch(dev_priv, x)
737
738#define R600_SCRATCH_REG0 0x8500
739#define R600_SCRATCH_REG1 0x8504
740#define R600_SCRATCH_REG2 0x8508
741#define R600_SCRATCH_REG3 0x850c
742#define R600_SCRATCH_REG4 0x8510
743#define R600_SCRATCH_REG5 0x8514
744#define R600_SCRATCH_REG6 0x8518
745#define R600_SCRATCH_REG7 0x851c
746#define R600_SCRATCH_UMSK 0x8540
747#define R600_SCRATCH_ADDR 0x8544
748
749#define R600_SCRATCHOFF(x) (R600_SCRATCH_REG_OFFSET + 4*(x))
750
751#define RADEON_GEN_INT_CNTL 0x0040
752# define RADEON_CRTC_VBLANK_MASK (1 << 0)
753# define RADEON_CRTC2_VBLANK_MASK (1 << 9)
754# define RADEON_GUI_IDLE_INT_ENABLE (1 << 19)
755# define RADEON_SW_INT_ENABLE (1 << 25)
756
757#define RADEON_GEN_INT_STATUS 0x0044
758# define RADEON_CRTC_VBLANK_STAT (1 << 0)
759# define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0)
760# define RADEON_CRTC2_VBLANK_STAT (1 << 9)
761# define RADEON_CRTC2_VBLANK_STAT_ACK (1 << 9)
762# define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19)
763# define RADEON_SW_INT_TEST (1 << 25)
764# define RADEON_SW_INT_TEST_ACK (1 << 25)
765# define RADEON_SW_INT_FIRE (1 << 26)
766# define R500_DISPLAY_INT_STATUS (1 << 0)
767
768#define RADEON_HOST_PATH_CNTL 0x0130
769# define RADEON_HDP_SOFT_RESET (1 << 26)
770# define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28)
771# define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28)
772
773#define RADEON_ISYNC_CNTL 0x1724
774# define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0)
775# define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1)
776# define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2)
777# define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3)
778# define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4)
779# define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5)
780
781#define RADEON_RBBM_GUICNTL 0x172c
782# define RADEON_HOST_DATA_SWAP_NONE (0 << 0)
783# define RADEON_HOST_DATA_SWAP_16BIT (1 << 0)
784# define RADEON_HOST_DATA_SWAP_32BIT (2 << 0)
785# define RADEON_HOST_DATA_SWAP_HDW (3 << 0)
786
787#define RADEON_MC_AGP_LOCATION 0x014c
788#define RADEON_MC_FB_LOCATION 0x0148
789#define RADEON_MCLK_CNTL 0x0012
790# define RADEON_FORCEON_MCLKA (1 << 16)
791# define RADEON_FORCEON_MCLKB (1 << 17)
792# define RADEON_FORCEON_YCLKA (1 << 18)
793# define RADEON_FORCEON_YCLKB (1 << 19)
794# define RADEON_FORCEON_MC (1 << 20)
795# define RADEON_FORCEON_AIC (1 << 21)
796
797#define RADEON_PP_BORDER_COLOR_0 0x1d40
798#define RADEON_PP_BORDER_COLOR_1 0x1d44
799#define RADEON_PP_BORDER_COLOR_2 0x1d48
800#define RADEON_PP_CNTL 0x1c38
801# define RADEON_SCISSOR_ENABLE (1 << 1)
802#define RADEON_PP_LUM_MATRIX 0x1d00
803#define RADEON_PP_MISC 0x1c14
804#define RADEON_PP_ROT_MATRIX_0 0x1d58
805#define RADEON_PP_TXFILTER_0 0x1c54
806#define RADEON_PP_TXOFFSET_0 0x1c5c
807#define RADEON_PP_TXFILTER_1 0x1c6c
808#define RADEON_PP_TXFILTER_2 0x1c84
809
810#define R300_RB2D_DSTCACHE_CTLSTAT 0x342c
811#define R300_DSTCACHE_CTLSTAT 0x1714
812# define R300_RB2D_DC_FLUSH (3 << 0)
813# define R300_RB2D_DC_FREE (3 << 2)
814# define R300_RB2D_DC_FLUSH_ALL 0xf
815# define R300_RB2D_DC_BUSY (1 << 31)
816#define RADEON_RB3D_CNTL 0x1c3c
817# define RADEON_ALPHA_BLEND_ENABLE (1 << 0)
818# define RADEON_PLANE_MASK_ENABLE (1 << 1)
819# define RADEON_DITHER_ENABLE (1 << 2)
820# define RADEON_ROUND_ENABLE (1 << 3)
821# define RADEON_SCALE_DITHER_ENABLE (1 << 4)
822# define RADEON_DITHER_INIT (1 << 5)
823# define RADEON_ROP_ENABLE (1 << 6)
824# define RADEON_STENCIL_ENABLE (1 << 7)
825# define RADEON_Z_ENABLE (1 << 8)
826# define RADEON_ZBLOCK16 (1 << 15)
827#define RADEON_RB3D_DEPTHOFFSET 0x1c24
828#define RADEON_RB3D_DEPTHCLEARVALUE 0x3230
829#define RADEON_RB3D_DEPTHPITCH 0x1c28
830#define RADEON_RB3D_PLANEMASK 0x1d84
831#define RADEON_RB3D_STENCILREFMASK 0x1d7c
832#define RADEON_RB3D_ZCACHE_MODE 0x3250
833#define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254
834# define RADEON_RB3D_ZC_FLUSH (1 << 0)
835# define RADEON_RB3D_ZC_FREE (1 << 2)
836# define RADEON_RB3D_ZC_FLUSH_ALL 0x5
837# define RADEON_RB3D_ZC_BUSY (1 << 31)
838#define R300_ZB_ZCACHE_CTLSTAT 0x4f18
839# define R300_ZC_FLUSH (1 << 0)
840# define R300_ZC_FREE (1 << 1)
841# define R300_ZC_BUSY (1 << 31)
842#define RADEON_RB3D_DSTCACHE_CTLSTAT 0x325c
843# define RADEON_RB3D_DC_FLUSH (3 << 0)
844# define RADEON_RB3D_DC_FREE (3 << 2)
845# define RADEON_RB3D_DC_FLUSH_ALL 0xf
846# define RADEON_RB3D_DC_BUSY (1 << 31)
847#define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c
848# define R300_RB3D_DC_FLUSH (2 << 0)
849# define R300_RB3D_DC_FREE (2 << 2)
850# define R300_RB3D_DC_FINISH (1 << 4)
851#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
852# define RADEON_Z_TEST_MASK (7 << 4)
853# define RADEON_Z_TEST_ALWAYS (7 << 4)
854# define RADEON_Z_HIERARCHY_ENABLE (1 << 8)
855# define RADEON_STENCIL_TEST_ALWAYS (7 << 12)
856# define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16)
857# define RADEON_STENCIL_ZPASS_REPLACE (2 << 20)
858# define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24)
859# define RADEON_Z_COMPRESSION_ENABLE (1 << 28)
860# define RADEON_FORCE_Z_DIRTY (1 << 29)
861# define RADEON_Z_WRITE_ENABLE (1 << 30)
862# define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31)
863#define RADEON_RBBM_SOFT_RESET 0x00f0
864# define RADEON_SOFT_RESET_CP (1 << 0)
865# define RADEON_SOFT_RESET_HI (1 << 1)
866# define RADEON_SOFT_RESET_SE (1 << 2)
867# define RADEON_SOFT_RESET_RE (1 << 3)
868# define RADEON_SOFT_RESET_PP (1 << 4)
869# define RADEON_SOFT_RESET_E2 (1 << 5)
870# define RADEON_SOFT_RESET_RB (1 << 6)
871# define RADEON_SOFT_RESET_HDP (1 << 7)
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891#define RADEON_RBBM_STATUS 0x0e40
892
893
894
895# define RADEON_RBBM_FIFOCNT_MASK 0x007f
896# define RADEON_HIRQ_ON_RBB (1 << 8)
897# define RADEON_CPRQ_ON_RBB (1 << 9)
898# define RADEON_CFRQ_ON_RBB (1 << 10)
899# define RADEON_HIRQ_IN_RTBUF (1 << 11)
900# define RADEON_CPRQ_IN_RTBUF (1 << 12)
901# define RADEON_CFRQ_IN_RTBUF (1 << 13)
902# define RADEON_PIPE_BUSY (1 << 14)
903# define RADEON_ENG_EV_BUSY (1 << 15)
904# define RADEON_CP_CMDSTRM_BUSY (1 << 16)
905# define RADEON_E2_BUSY (1 << 17)
906# define RADEON_RB2D_BUSY (1 << 18)
907# define RADEON_RB3D_BUSY (1 << 19)
908# define RADEON_VAP_BUSY (1 << 20)
909# define RADEON_RE_BUSY (1 << 21)
910# define RADEON_TAM_BUSY (1 << 22)
911# define RADEON_TDM_BUSY (1 << 23)
912# define RADEON_PB_BUSY (1 << 24)
913# define RADEON_TIM_BUSY (1 << 25)
914# define RADEON_GA_BUSY (1 << 26)
915# define RADEON_CBA2D_BUSY (1 << 27)
916# define RADEON_RBBM_ACTIVE (1 << 31)
917#define RADEON_RE_LINE_PATTERN 0x1cd0
918#define RADEON_RE_MISC 0x26c4
919#define RADEON_RE_TOP_LEFT 0x26c0
920#define RADEON_RE_WIDTH_HEIGHT 0x1c44
921#define RADEON_RE_STIPPLE_ADDR 0x1cc8
922#define RADEON_RE_STIPPLE_DATA 0x1ccc
923
924#define RADEON_SCISSOR_TL_0 0x1cd8
925#define RADEON_SCISSOR_BR_0 0x1cdc
926#define RADEON_SCISSOR_TL_1 0x1ce0
927#define RADEON_SCISSOR_BR_1 0x1ce4
928#define RADEON_SCISSOR_TL_2 0x1ce8
929#define RADEON_SCISSOR_BR_2 0x1cec
930#define RADEON_SE_COORD_FMT 0x1c50
931#define RADEON_SE_CNTL 0x1c4c
932# define RADEON_FFACE_CULL_CW (0 << 0)
933# define RADEON_BFACE_SOLID (3 << 1)
934# define RADEON_FFACE_SOLID (3 << 3)
935# define RADEON_FLAT_SHADE_VTX_LAST (3 << 6)
936# define RADEON_DIFFUSE_SHADE_FLAT (1 << 8)
937# define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8)
938# define RADEON_ALPHA_SHADE_FLAT (1 << 10)
939# define RADEON_ALPHA_SHADE_GOURAUD (2 << 10)
940# define RADEON_SPECULAR_SHADE_FLAT (1 << 12)
941# define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12)
942# define RADEON_FOG_SHADE_FLAT (1 << 14)
943# define RADEON_FOG_SHADE_GOURAUD (2 << 14)
944# define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24)
945# define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25)
946# define RADEON_VTX_PIX_CENTER_OGL (1 << 27)
947# define RADEON_ROUND_MODE_TRUNC (0 << 28)
948# define RADEON_ROUND_PREC_8TH_PIX (1 << 30)
949#define RADEON_SE_CNTL_STATUS 0x2140
950#define RADEON_SE_LINE_WIDTH 0x1db8
951#define RADEON_SE_VPORT_XSCALE 0x1d98
952#define RADEON_SE_ZBIAS_FACTOR 0x1db0
953#define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210
954#define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254
955#define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200
956# define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16
957# define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28
958#define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204
959#define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208
960# define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16
961#define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C
962#define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8
963#define RADEON_SURFACE_ACCESS_CLR 0x0bfc
964#define RADEON_SURFACE_CNTL 0x0b00
965# define RADEON_SURF_TRANSLATION_DIS (1 << 8)
966# define RADEON_NONSURF_AP0_SWP_MASK (3 << 20)
967# define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20)
968# define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20)
969# define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20)
970# define RADEON_NONSURF_AP1_SWP_MASK (3 << 22)
971# define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22)
972# define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22)
973# define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22)
974#define RADEON_SURFACE0_INFO 0x0b0c
975# define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0)
976# define RADEON_SURF_TILE_MODE_MASK (3 << 16)
977# define RADEON_SURF_TILE_MODE_MACRO (0 << 16)
978# define RADEON_SURF_TILE_MODE_MICRO (1 << 16)
979# define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16)
980# define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16)
981#define RADEON_SURFACE0_LOWER_BOUND 0x0b04
982#define RADEON_SURFACE0_UPPER_BOUND 0x0b08
983# define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0)
984#define RADEON_SURFACE1_INFO 0x0b1c
985#define RADEON_SURFACE1_LOWER_BOUND 0x0b14
986#define RADEON_SURFACE1_UPPER_BOUND 0x0b18
987#define RADEON_SURFACE2_INFO 0x0b2c
988#define RADEON_SURFACE2_LOWER_BOUND 0x0b24
989#define RADEON_SURFACE2_UPPER_BOUND 0x0b28
990#define RADEON_SURFACE3_INFO 0x0b3c
991#define RADEON_SURFACE3_LOWER_BOUND 0x0b34
992#define RADEON_SURFACE3_UPPER_BOUND 0x0b38
993#define RADEON_SURFACE4_INFO 0x0b4c
994#define RADEON_SURFACE4_LOWER_BOUND 0x0b44
995#define RADEON_SURFACE4_UPPER_BOUND 0x0b48
996#define RADEON_SURFACE5_INFO 0x0b5c
997#define RADEON_SURFACE5_LOWER_BOUND 0x0b54
998#define RADEON_SURFACE5_UPPER_BOUND 0x0b58
999#define RADEON_SURFACE6_INFO 0x0b6c
1000#define RADEON_SURFACE6_LOWER_BOUND 0x0b64
1001#define RADEON_SURFACE6_UPPER_BOUND 0x0b68
1002#define RADEON_SURFACE7_INFO 0x0b7c
1003#define RADEON_SURFACE7_LOWER_BOUND 0x0b74
1004#define RADEON_SURFACE7_UPPER_BOUND 0x0b78
1005#define RADEON_SW_SEMAPHORE 0x013c
1006
1007#define RADEON_WAIT_UNTIL 0x1720
1008# define RADEON_WAIT_CRTC_PFLIP (1 << 0)
1009# define RADEON_WAIT_2D_IDLE (1 << 14)
1010# define RADEON_WAIT_3D_IDLE (1 << 15)
1011# define RADEON_WAIT_2D_IDLECLEAN (1 << 16)
1012# define RADEON_WAIT_3D_IDLECLEAN (1 << 17)
1013# define RADEON_WAIT_HOST_IDLECLEAN (1 << 18)
1014
1015#define RADEON_RB3D_ZMASKOFFSET 0x3234
1016#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
1017# define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0)
1018# define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0)
1019
1020
1021#define RADEON_CP_ME_RAM_ADDR 0x07d4
1022#define RADEON_CP_ME_RAM_RADDR 0x07d8
1023#define RADEON_CP_ME_RAM_DATAH 0x07dc
1024#define RADEON_CP_ME_RAM_DATAL 0x07e0
1025
1026#define RADEON_CP_RB_BASE 0x0700
1027#define RADEON_CP_RB_CNTL 0x0704
1028# define RADEON_BUF_SWAP_32BIT (2 << 16)
1029# define RADEON_RB_NO_UPDATE (1 << 27)
1030# define RADEON_RB_RPTR_WR_ENA (1 << 31)
1031#define RADEON_CP_RB_RPTR_ADDR 0x070c
1032#define RADEON_CP_RB_RPTR 0x0710
1033#define RADEON_CP_RB_WPTR 0x0714
1034
1035#define RADEON_CP_RB_WPTR_DELAY 0x0718
1036# define RADEON_PRE_WRITE_TIMER_SHIFT 0
1037# define RADEON_PRE_WRITE_LIMIT_SHIFT 23
1038
1039#define RADEON_CP_IB_BASE 0x0738
1040
1041#define RADEON_CP_CSQ_CNTL 0x0740
1042# define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0)
1043# define RADEON_CSQ_PRIDIS_INDDIS (0 << 28)
1044# define RADEON_CSQ_PRIPIO_INDDIS (1 << 28)
1045# define RADEON_CSQ_PRIBM_INDDIS (2 << 28)
1046# define RADEON_CSQ_PRIPIO_INDBM (3 << 28)
1047# define RADEON_CSQ_PRIBM_INDBM (4 << 28)
1048# define RADEON_CSQ_PRIPIO_INDPIO (15 << 28)
1049
1050#define R300_CP_RESYNC_ADDR 0x0778
1051#define R300_CP_RESYNC_DATA 0x077c
1052
1053#define RADEON_AIC_CNTL 0x01d0
1054# define RADEON_PCIGART_TRANSLATE_EN (1 << 0)
1055# define RS400_MSI_REARM (1 << 3)
1056#define RADEON_AIC_STAT 0x01d4
1057#define RADEON_AIC_PT_BASE 0x01d8
1058#define RADEON_AIC_LO_ADDR 0x01dc
1059#define RADEON_AIC_HI_ADDR 0x01e0
1060#define RADEON_AIC_TLB_ADDR 0x01e4
1061#define RADEON_AIC_TLB_DATA 0x01e8
1062
1063
1064#define RADEON_CP_PACKET0 0x00000000
1065# define RADEON_ONE_REG_WR (1 << 15)
1066#define RADEON_CP_PACKET1 0x40000000
1067#define RADEON_CP_PACKET2 0x80000000
1068#define RADEON_CP_PACKET3 0xC0000000
1069# define RADEON_CP_NOP 0x00001000
1070# define RADEON_CP_NEXT_CHAR 0x00001900
1071# define RADEON_CP_PLY_NEXTSCAN 0x00001D00
1072# define RADEON_CP_SET_SCISSORS 0x00001E00
1073
1074# define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300
1075# define RADEON_WAIT_FOR_IDLE 0x00002600
1076# define RADEON_3D_DRAW_VBUF 0x00002800
1077# define RADEON_3D_DRAW_IMMD 0x00002900
1078# define RADEON_3D_DRAW_INDX 0x00002A00
1079# define RADEON_CP_LOAD_PALETTE 0x00002C00
1080# define RADEON_3D_LOAD_VBPNTR 0x00002F00
1081# define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000
1082# define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100
1083# define RADEON_3D_CLEAR_ZMASK 0x00003200
1084# define RADEON_CP_INDX_BUFFER 0x00003300
1085# define RADEON_CP_3D_DRAW_VBUF_2 0x00003400
1086# define RADEON_CP_3D_DRAW_IMMD_2 0x00003500
1087# define RADEON_CP_3D_DRAW_INDX_2 0x00003600
1088# define RADEON_3D_CLEAR_HIZ 0x00003700
1089# define RADEON_CP_3D_CLEAR_CMASK 0x00003802
1090# define RADEON_CNTL_HOSTDATA_BLT 0x00009400
1091# define RADEON_CNTL_PAINT_MULTI 0x00009A00
1092# define RADEON_CNTL_BITBLT_MULTI 0x00009B00
1093# define RADEON_CNTL_SET_SCISSORS 0xC0001E00
1094
1095# define R600_IT_INDIRECT_BUFFER_END 0x00001700
1096# define R600_IT_SET_PREDICATION 0x00002000
1097# define R600_IT_REG_RMW 0x00002100
1098# define R600_IT_COND_EXEC 0x00002200
1099# define R600_IT_PRED_EXEC 0x00002300
1100# define R600_IT_START_3D_CMDBUF 0x00002400
1101# define R600_IT_DRAW_INDEX_2 0x00002700
1102# define R600_IT_CONTEXT_CONTROL 0x00002800
1103# define R600_IT_DRAW_INDEX_IMMD_BE 0x00002900
1104# define R600_IT_INDEX_TYPE 0x00002A00
1105# define R600_IT_DRAW_INDEX 0x00002B00
1106# define R600_IT_DRAW_INDEX_AUTO 0x00002D00
1107# define R600_IT_DRAW_INDEX_IMMD 0x00002E00
1108# define R600_IT_NUM_INSTANCES 0x00002F00
1109# define R600_IT_STRMOUT_BUFFER_UPDATE 0x00003400
1110# define R600_IT_INDIRECT_BUFFER_MP 0x00003800
1111# define R600_IT_MEM_SEMAPHORE 0x00003900
1112# define R600_IT_MPEG_INDEX 0x00003A00
1113# define R600_IT_WAIT_REG_MEM 0x00003C00
1114# define R600_IT_MEM_WRITE 0x00003D00
1115# define R600_IT_INDIRECT_BUFFER 0x00003200
1116# define R600_IT_SURFACE_SYNC 0x00004300
1117# define R600_CB0_DEST_BASE_ENA (1 << 6)
1118# define R600_TC_ACTION_ENA (1 << 23)
1119# define R600_VC_ACTION_ENA (1 << 24)
1120# define R600_CB_ACTION_ENA (1 << 25)
1121# define R600_DB_ACTION_ENA (1 << 26)
1122# define R600_SH_ACTION_ENA (1 << 27)
1123# define R600_SMX_ACTION_ENA (1 << 28)
1124# define R600_IT_ME_INITIALIZE 0x00004400
1125# define R600_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)
1126# define R600_IT_COND_WRITE 0x00004500
1127# define R600_IT_EVENT_WRITE 0x00004600
1128# define R600_IT_EVENT_WRITE_EOP 0x00004700
1129# define R600_IT_ONE_REG_WRITE 0x00005700
1130# define R600_IT_SET_CONFIG_REG 0x00006800
1131# define R600_SET_CONFIG_REG_OFFSET 0x00008000
1132# define R600_SET_CONFIG_REG_END 0x0000ac00
1133# define R600_IT_SET_CONTEXT_REG 0x00006900
1134# define R600_SET_CONTEXT_REG_OFFSET 0x00028000
1135# define R600_SET_CONTEXT_REG_END 0x00029000
1136# define R600_IT_SET_ALU_CONST 0x00006A00
1137# define R600_SET_ALU_CONST_OFFSET 0x00030000
1138# define R600_SET_ALU_CONST_END 0x00032000
1139# define R600_IT_SET_BOOL_CONST 0x00006B00
1140# define R600_SET_BOOL_CONST_OFFSET 0x0003e380
1141# define R600_SET_BOOL_CONST_END 0x00040000
1142# define R600_IT_SET_LOOP_CONST 0x00006C00
1143# define R600_SET_LOOP_CONST_OFFSET 0x0003e200
1144# define R600_SET_LOOP_CONST_END 0x0003e380
1145# define R600_IT_SET_RESOURCE 0x00006D00
1146# define R600_SET_RESOURCE_OFFSET 0x00038000
1147# define R600_SET_RESOURCE_END 0x0003c000
1148# define R600_SQ_TEX_VTX_INVALID_TEXTURE 0x0
1149# define R600_SQ_TEX_VTX_INVALID_BUFFER 0x1
1150# define R600_SQ_TEX_VTX_VALID_TEXTURE 0x2
1151# define R600_SQ_TEX_VTX_VALID_BUFFER 0x3
1152# define R600_IT_SET_SAMPLER 0x00006E00
1153# define R600_SET_SAMPLER_OFFSET 0x0003c000
1154# define R600_SET_SAMPLER_END 0x0003cff0
1155# define R600_IT_SET_CTL_CONST 0x00006F00
1156# define R600_SET_CTL_CONST_OFFSET 0x0003cff0
1157# define R600_SET_CTL_CONST_END 0x0003e200
1158# define R600_IT_SURFACE_BASE_UPDATE 0x00007300
1159
1160#define RADEON_CP_PACKET_MASK 0xC0000000
1161#define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000
1162#define RADEON_CP_PACKET0_REG_MASK 0x000007ff
1163#define RADEON_CP_PACKET1_REG0_MASK 0x000007ff
1164#define RADEON_CP_PACKET1_REG1_MASK 0x003ff800
1165
1166#define RADEON_VTX_Z_PRESENT (1 << 31)
1167#define RADEON_VTX_PKCOLOR_PRESENT (1 << 3)
1168
1169#define RADEON_PRIM_TYPE_NONE (0 << 0)
1170#define RADEON_PRIM_TYPE_POINT (1 << 0)
1171#define RADEON_PRIM_TYPE_LINE (2 << 0)
1172#define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0)
1173#define RADEON_PRIM_TYPE_TRI_LIST (4 << 0)
1174#define RADEON_PRIM_TYPE_TRI_FAN (5 << 0)
1175#define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0)
1176#define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0)
1177#define RADEON_PRIM_TYPE_RECT_LIST (8 << 0)
1178#define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0)
1179#define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0)
1180#define RADEON_PRIM_TYPE_MASK 0xf
1181#define RADEON_PRIM_WALK_IND (1 << 4)
1182#define RADEON_PRIM_WALK_LIST (2 << 4)
1183#define RADEON_PRIM_WALK_RING (3 << 4)
1184#define RADEON_COLOR_ORDER_BGRA (0 << 6)
1185#define RADEON_COLOR_ORDER_RGBA (1 << 6)
1186#define RADEON_MAOS_ENABLE (1 << 7)
1187#define RADEON_VTX_FMT_R128_MODE (0 << 8)
1188#define RADEON_VTX_FMT_RADEON_MODE (1 << 8)
1189#define RADEON_NUM_VERTICES_SHIFT 16
1190
1191#define RADEON_COLOR_FORMAT_CI8 2
1192#define RADEON_COLOR_FORMAT_ARGB1555 3
1193#define RADEON_COLOR_FORMAT_RGB565 4
1194#define RADEON_COLOR_FORMAT_ARGB8888 6
1195#define RADEON_COLOR_FORMAT_RGB332 7
1196#define RADEON_COLOR_FORMAT_RGB8 9
1197#define RADEON_COLOR_FORMAT_ARGB4444 15
1198
1199#define RADEON_TXFORMAT_I8 0
1200#define RADEON_TXFORMAT_AI88 1
1201#define RADEON_TXFORMAT_RGB332 2
1202#define RADEON_TXFORMAT_ARGB1555 3
1203#define RADEON_TXFORMAT_RGB565 4
1204#define RADEON_TXFORMAT_ARGB4444 5
1205#define RADEON_TXFORMAT_ARGB8888 6
1206#define RADEON_TXFORMAT_RGBA8888 7
1207#define RADEON_TXFORMAT_Y8 8
1208#define RADEON_TXFORMAT_VYUY422 10
1209#define RADEON_TXFORMAT_YVYU422 11
1210#define RADEON_TXFORMAT_DXT1 12
1211#define RADEON_TXFORMAT_DXT23 14
1212#define RADEON_TXFORMAT_DXT45 15
1213
1214#define R200_PP_TXCBLEND_0 0x2f00
1215#define R200_PP_TXCBLEND_1 0x2f10
1216#define R200_PP_TXCBLEND_2 0x2f20
1217#define R200_PP_TXCBLEND_3 0x2f30
1218#define R200_PP_TXCBLEND_4 0x2f40
1219#define R200_PP_TXCBLEND_5 0x2f50
1220#define R200_PP_TXCBLEND_6 0x2f60
1221#define R200_PP_TXCBLEND_7 0x2f70
1222#define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268
1223#define R200_PP_TFACTOR_0 0x2ee0
1224#define R200_SE_VTX_FMT_0 0x2088
1225#define R200_SE_VAP_CNTL 0x2080
1226#define R200_SE_TCL_MATRIX_SEL_0 0x2230
1227#define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8
1228#define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0
1229#define R200_PP_TXFILTER_5 0x2ca0
1230#define R200_PP_TXFILTER_4 0x2c80
1231#define R200_PP_TXFILTER_3 0x2c60
1232#define R200_PP_TXFILTER_2 0x2c40
1233#define R200_PP_TXFILTER_1 0x2c20
1234#define R200_PP_TXFILTER_0 0x2c00
1235#define R200_PP_TXOFFSET_5 0x2d78
1236#define R200_PP_TXOFFSET_4 0x2d60
1237#define R200_PP_TXOFFSET_3 0x2d48
1238#define R200_PP_TXOFFSET_2 0x2d30
1239#define R200_PP_TXOFFSET_1 0x2d18
1240#define R200_PP_TXOFFSET_0 0x2d00
1241
1242#define R200_PP_CUBIC_FACES_0 0x2c18
1243#define R200_PP_CUBIC_FACES_1 0x2c38
1244#define R200_PP_CUBIC_FACES_2 0x2c58
1245#define R200_PP_CUBIC_FACES_3 0x2c78
1246#define R200_PP_CUBIC_FACES_4 0x2c98
1247#define R200_PP_CUBIC_FACES_5 0x2cb8
1248#define R200_PP_CUBIC_OFFSET_F1_0 0x2d04
1249#define R200_PP_CUBIC_OFFSET_F2_0 0x2d08
1250#define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c
1251#define R200_PP_CUBIC_OFFSET_F4_0 0x2d10
1252#define R200_PP_CUBIC_OFFSET_F5_0 0x2d14
1253#define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c
1254#define R200_PP_CUBIC_OFFSET_F2_1 0x2d20
1255#define R200_PP_CUBIC_OFFSET_F3_1 0x2d24
1256#define R200_PP_CUBIC_OFFSET_F4_1 0x2d28
1257#define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c
1258#define R200_PP_CUBIC_OFFSET_F1_2 0x2d34
1259#define R200_PP_CUBIC_OFFSET_F2_2 0x2d38
1260#define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c
1261#define R200_PP_CUBIC_OFFSET_F4_2 0x2d40
1262#define R200_PP_CUBIC_OFFSET_F5_2 0x2d44
1263#define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c
1264#define R200_PP_CUBIC_OFFSET_F2_3 0x2d50
1265#define R200_PP_CUBIC_OFFSET_F3_3 0x2d54
1266#define R200_PP_CUBIC_OFFSET_F4_3 0x2d58
1267#define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c
1268#define R200_PP_CUBIC_OFFSET_F1_4 0x2d64
1269#define R200_PP_CUBIC_OFFSET_F2_4 0x2d68
1270#define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c
1271#define R200_PP_CUBIC_OFFSET_F4_4 0x2d70
1272#define R200_PP_CUBIC_OFFSET_F5_4 0x2d74
1273#define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c
1274#define R200_PP_CUBIC_OFFSET_F2_5 0x2d80
1275#define R200_PP_CUBIC_OFFSET_F3_5 0x2d84
1276#define R200_PP_CUBIC_OFFSET_F4_5 0x2d88
1277#define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c
1278
1279#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1280#define R200_SE_VTE_CNTL 0x20b0
1281#define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250
1282#define R200_PP_TAM_DEBUG3 0x2d9c
1283#define R200_PP_CNTL_X 0x2cc4
1284#define R200_SE_VAP_CNTL_STATUS 0x2140
1285#define R200_RE_SCISSOR_TL_0 0x1cd8
1286#define R200_RE_SCISSOR_TL_1 0x1ce0
1287#define R200_RE_SCISSOR_TL_2 0x1ce8
1288#define R200_RB3D_DEPTHXY_OFFSET 0x1d60
1289#define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1290#define R200_SE_VTX_STATE_CNTL 0x2180
1291#define R200_RE_POINTSIZE 0x2648
1292#define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254
1293
1294#define RADEON_PP_TEX_SIZE_0 0x1d04
1295#define RADEON_PP_TEX_SIZE_1 0x1d0c
1296#define RADEON_PP_TEX_SIZE_2 0x1d14
1297
1298#define RADEON_PP_CUBIC_FACES_0 0x1d24
1299#define RADEON_PP_CUBIC_FACES_1 0x1d28
1300#define RADEON_PP_CUBIC_FACES_2 0x1d2c
1301#define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0
1302#define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00
1303#define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14
1304
1305#define RADEON_SE_TCL_STATE_FLUSH 0x2284
1306
1307#define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001
1308#define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000
1309#define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012
1310#define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100
1311#define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200
1312#define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001
1313#define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002
1314#define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b
1315#define R200_3D_DRAW_IMMD_2 0xC0003500
1316#define R200_SE_VTX_FMT_1 0x208c
1317#define R200_RE_CNTL 0x1c50
1318
1319#define R200_RB3D_BLENDCOLOR 0x3218
1320
1321#define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4
1322
1323#define R200_PP_TRI_PERF 0x2cf8
1324
1325#define R200_PP_AFS_0 0x2f80
1326#define R200_PP_AFS_1 0x2f00
1327
1328#define R200_VAP_PVS_CNTL_1 0x22D0
1329
1330#define RADEON_CRTC_CRNT_FRAME 0x0214
1331#define RADEON_CRTC2_CRNT_FRAME 0x0314
1332
1333#define R500_D1CRTC_STATUS 0x609c
1334#define R500_D2CRTC_STATUS 0x689c
1335#define R500_CRTC_V_BLANK (1<<0)
1336
1337#define R500_D1CRTC_FRAME_COUNT 0x60a4
1338#define R500_D2CRTC_FRAME_COUNT 0x68a4
1339
1340#define R500_D1MODE_V_COUNTER 0x6530
1341#define R500_D2MODE_V_COUNTER 0x6d30
1342
1343#define R500_D1MODE_VBLANK_STATUS 0x6534
1344#define R500_D2MODE_VBLANK_STATUS 0x6d34
1345#define R500_VBLANK_OCCURED (1<<0)
1346#define R500_VBLANK_ACK (1<<4)
1347#define R500_VBLANK_STAT (1<<12)
1348#define R500_VBLANK_INT (1<<16)
1349
1350#define R500_DxMODE_INT_MASK 0x6540
1351#define R500_D1MODE_INT_MASK (1<<0)
1352#define R500_D2MODE_INT_MASK (1<<8)
1353
1354#define R500_DISP_INTERRUPT_STATUS 0x7edc
1355#define R500_D1_VBLANK_INTERRUPT (1 << 4)
1356#define R500_D2_VBLANK_INTERRUPT (1 << 5)
1357
1358
1359#define R600_MC_VM_FB_LOCATION 0x2180
1360#define R600_MC_VM_AGP_TOP 0x2184
1361#define R600_MC_VM_AGP_BOT 0x2188
1362#define R600_MC_VM_AGP_BASE 0x218c
1363#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190
1364#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194
1365#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198
1366
1367#define R700_MC_VM_FB_LOCATION 0x2024
1368#define R700_MC_VM_AGP_TOP 0x2028
1369#define R700_MC_VM_AGP_BOT 0x202c
1370#define R700_MC_VM_AGP_BASE 0x2030
1371#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
1372#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
1373#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203c
1374
1375#define R600_MCD_RD_A_CNTL 0x219c
1376#define R600_MCD_RD_B_CNTL 0x21a0
1377
1378#define R600_MCD_WR_A_CNTL 0x21a4
1379#define R600_MCD_WR_B_CNTL 0x21a8
1380
1381#define R600_MCD_RD_SYS_CNTL 0x2200
1382#define R600_MCD_WR_SYS_CNTL 0x2214
1383
1384#define R600_MCD_RD_GFX_CNTL 0x21fc
1385#define R600_MCD_RD_HDP_CNTL 0x2204
1386#define R600_MCD_RD_PDMA_CNTL 0x2208
1387#define R600_MCD_RD_SEM_CNTL 0x220c
1388#define R600_MCD_WR_GFX_CNTL 0x2210
1389#define R600_MCD_WR_HDP_CNTL 0x2218
1390#define R600_MCD_WR_PDMA_CNTL 0x221c
1391#define R600_MCD_WR_SEM_CNTL 0x2220
1392
1393# define R600_MCD_L1_TLB (1 << 0)
1394# define R600_MCD_L1_FRAG_PROC (1 << 1)
1395# define R600_MCD_L1_STRICT_ORDERING (1 << 2)
1396
1397# define R600_MCD_SYSTEM_ACCESS_MODE_MASK (3 << 6)
1398# define R600_MCD_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)
1399# define R600_MCD_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)
1400# define R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)
1401# define R600_MCD_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)
1402
1403# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)
1404# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)
1405
1406# define R600_MCD_SEMAPHORE_MODE (1 << 10)
1407# define R600_MCD_WAIT_L2_QUERY (1 << 11)
1408# define R600_MCD_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 12)
1409# define R600_MCD_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
1410
1411#define R700_MC_VM_MD_L1_TLB0_CNTL 0x2654
1412#define R700_MC_VM_MD_L1_TLB1_CNTL 0x2658
1413#define R700_MC_VM_MD_L1_TLB2_CNTL 0x265c
1414
1415#define R700_MC_VM_MB_L1_TLB0_CNTL 0x2234
1416#define R700_MC_VM_MB_L1_TLB1_CNTL 0x2238
1417#define R700_MC_VM_MB_L1_TLB2_CNTL 0x223c
1418#define R700_MC_VM_MB_L1_TLB3_CNTL 0x2240
1419
1420# define R700_ENABLE_L1_TLB (1 << 0)
1421# define R700_ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
1422# define R700_SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
1423# define R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
1424# define R700_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 15)
1425# define R700_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 18)
1426
1427#define R700_MC_ARB_RAMCFG 0x2760
1428# define R700_NOOFBANK_SHIFT 0
1429# define R700_NOOFBANK_MASK 0x3
1430# define R700_NOOFRANK_SHIFT 2
1431# define R700_NOOFRANK_MASK 0x1
1432# define R700_NOOFROWS_SHIFT 3
1433# define R700_NOOFROWS_MASK 0x7
1434# define R700_NOOFCOLS_SHIFT 6
1435# define R700_NOOFCOLS_MASK 0x3
1436# define R700_CHANSIZE_SHIFT 8
1437# define R700_CHANSIZE_MASK 0x1
1438# define R700_BURSTLENGTH_SHIFT 9
1439# define R700_BURSTLENGTH_MASK 0x1
1440#define R600_RAMCFG 0x2408
1441# define R600_NOOFBANK_SHIFT 0
1442# define R600_NOOFBANK_MASK 0x1
1443# define R600_NOOFRANK_SHIFT 1
1444# define R600_NOOFRANK_MASK 0x1
1445# define R600_NOOFROWS_SHIFT 2
1446# define R600_NOOFROWS_MASK 0x7
1447# define R600_NOOFCOLS_SHIFT 5
1448# define R600_NOOFCOLS_MASK 0x3
1449# define R600_CHANSIZE_SHIFT 7
1450# define R600_CHANSIZE_MASK 0x1
1451# define R600_BURSTLENGTH_SHIFT 8
1452# define R600_BURSTLENGTH_MASK 0x1
1453
1454#define R600_VM_L2_CNTL 0x1400
1455# define R600_VM_L2_CACHE_EN (1 << 0)
1456# define R600_VM_L2_FRAG_PROC (1 << 1)
1457# define R600_VM_ENABLE_PTE_CACHE_LRU_W (1 << 9)
1458# define R600_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 13)
1459# define R700_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 14)
1460
1461#define R600_VM_L2_CNTL2 0x1404
1462# define R600_VM_L2_CNTL2_INVALIDATE_ALL_L1_TLBS (1 << 0)
1463# define R600_VM_L2_CNTL2_INVALIDATE_L2_CACHE (1 << 1)
1464#define R600_VM_L2_CNTL3 0x1408
1465# define R600_VM_L2_CNTL3_BANK_SELECT_0(x) ((x) << 0)
1466# define R600_VM_L2_CNTL3_BANK_SELECT_1(x) ((x) << 5)
1467# define R600_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 10)
1468# define R700_VM_L2_CNTL3_BANK_SELECT(x) ((x) << 0)
1469# define R700_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 6)
1470
1471#define R600_VM_L2_STATUS 0x140c
1472
1473#define R600_VM_CONTEXT0_CNTL 0x1410
1474# define R600_VM_ENABLE_CONTEXT (1 << 0)
1475# define R600_VM_PAGE_TABLE_DEPTH_FLAT (0 << 1)
1476
1477#define R600_VM_CONTEXT0_CNTL2 0x1430
1478#define R600_VM_CONTEXT0_REQUEST_RESPONSE 0x1470
1479#define R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490
1480#define R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14b0
1481#define R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574
1482#define R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594
1483#define R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15b4
1484
1485#define R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c
1486#define R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c
1487#define R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157c
1488
1489#define R600_HDP_HOST_PATH_CNTL 0x2c00
1490
1491#define R600_GRBM_CNTL 0x8000
1492# define R600_GRBM_READ_TIMEOUT(x) ((x) << 0)
1493
1494#define R600_GRBM_STATUS 0x8010
1495# define R600_CMDFIFO_AVAIL_MASK 0x1f
1496# define R700_CMDFIFO_AVAIL_MASK 0xf
1497# define R600_GUI_ACTIVE (1 << 31)
1498#define R600_GRBM_STATUS2 0x8014
1499#define R600_GRBM_SOFT_RESET 0x8020
1500# define R600_SOFT_RESET_CP (1 << 0)
1501#define R600_WAIT_UNTIL 0x8040
1502
1503#define R600_CP_SEM_WAIT_TIMER 0x85bc
1504#define R600_CP_ME_CNTL 0x86d8
1505# define R600_CP_ME_HALT (1 << 28)
1506#define R600_CP_QUEUE_THRESHOLDS 0x8760
1507# define R600_ROQ_IB1_START(x) ((x) << 0)
1508# define R600_ROQ_IB2_START(x) ((x) << 8)
1509#define R600_CP_MEQ_THRESHOLDS 0x8764
1510# define R700_STQ_SPLIT(x) ((x) << 0)
1511# define R600_MEQ_END(x) ((x) << 16)
1512# define R600_ROQ_END(x) ((x) << 24)
1513#define R600_CP_PERFMON_CNTL 0x87fc
1514#define R600_CP_RB_BASE 0xc100
1515#define R600_CP_RB_CNTL 0xc104
1516# define R600_RB_BUFSZ(x) ((x) << 0)
1517# define R600_RB_BLKSZ(x) ((x) << 8)
1518# define R600_BUF_SWAP_32BIT (2 << 16)
1519# define R600_RB_NO_UPDATE (1 << 27)
1520# define R600_RB_RPTR_WR_ENA (1 << 31)
1521#define R600_CP_RB_RPTR_WR 0xc108
1522#define R600_CP_RB_RPTR_ADDR 0xc10c
1523#define R600_CP_RB_RPTR_ADDR_HI 0xc110
1524#define R600_CP_RB_WPTR 0xc114
1525#define R600_CP_RB_WPTR_ADDR 0xc118
1526#define R600_CP_RB_WPTR_ADDR_HI 0xc11c
1527#define R600_CP_RB_RPTR 0x8700
1528#define R600_CP_RB_WPTR_DELAY 0x8704
1529#define R600_CP_PFP_UCODE_ADDR 0xc150
1530#define R600_CP_PFP_UCODE_DATA 0xc154
1531#define R600_CP_ME_RAM_RADDR 0xc158
1532#define R600_CP_ME_RAM_WADDR 0xc15c
1533#define R600_CP_ME_RAM_DATA 0xc160
1534#define R600_CP_DEBUG 0xc1fc
1535
1536#define R600_PA_CL_ENHANCE 0x8a14
1537# define R600_CLIP_VTX_REORDER_ENA (1 << 0)
1538# define R600_NUM_CLIP_SEQ(x) ((x) << 1)
1539#define R600_PA_SC_LINE_STIPPLE_STATE 0x8b10
1540#define R600_PA_SC_MULTI_CHIP_CNTL 0x8b20
1541#define R700_PA_SC_FORCE_EOV_MAX_CNTS 0x8b24
1542# define R700_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1543# define R700_FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16)
1544#define R600_PA_SC_AA_SAMPLE_LOCS_2S 0x8b40
1545#define R600_PA_SC_AA_SAMPLE_LOCS_4S 0x8b44
1546#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8b48
1547#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8b4c
1548# define R600_S0_X(x) ((x) << 0)
1549# define R600_S0_Y(x) ((x) << 4)
1550# define R600_S1_X(x) ((x) << 8)
1551# define R600_S1_Y(x) ((x) << 12)
1552# define R600_S2_X(x) ((x) << 16)
1553# define R600_S2_Y(x) ((x) << 20)
1554# define R600_S3_X(x) ((x) << 24)
1555# define R600_S3_Y(x) ((x) << 28)
1556# define R600_S4_X(x) ((x) << 0)
1557# define R600_S4_Y(x) ((x) << 4)
1558# define R600_S5_X(x) ((x) << 8)
1559# define R600_S5_Y(x) ((x) << 12)
1560# define R600_S6_X(x) ((x) << 16)
1561# define R600_S6_Y(x) ((x) << 20)
1562# define R600_S7_X(x) ((x) << 24)
1563# define R600_S7_Y(x) ((x) << 28)
1564#define R600_PA_SC_FIFO_SIZE 0x8bd0
1565# define R600_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1566# define R600_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 8)
1567# define R600_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 16)
1568#define R700_PA_SC_FIFO_SIZE_R7XX 0x8bcc
1569# define R700_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1570# define R700_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12)
1571# define R700_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20)
1572#define R600_PA_SC_ENHANCE 0x8bf0
1573# define R600_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1574# define R600_FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)
1575#define R600_PA_SC_CLIPRECT_RULE 0x2820c
1576#define R700_PA_SC_EDGERULE 0x28230
1577#define R600_PA_SC_LINE_STIPPLE 0x28a0c
1578#define R600_PA_SC_MODE_CNTL 0x28a4c
1579#define R600_PA_SC_AA_CONFIG 0x28c04
1580
1581#define R600_SX_EXPORT_BUFFER_SIZES 0x900c
1582# define R600_COLOR_BUFFER_SIZE(x) ((x) << 0)
1583# define R600_POSITION_BUFFER_SIZE(x) ((x) << 8)
1584# define R600_SMX_BUFFER_SIZE(x) ((x) << 16)
1585#define R600_SX_DEBUG_1 0x9054
1586# define R600_SMX_EVENT_RELEASE (1 << 0)
1587# define R600_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1588#define R700_SX_DEBUG_1 0x9058
1589# define R700_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1590#define R600_SX_MISC 0x28350
1591
1592#define R600_DB_DEBUG 0x9830
1593# define R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)
1594#define R600_DB_WATERMARKS 0x9838
1595# define R600_DEPTH_FREE(x) ((x) << 0)
1596# define R600_DEPTH_FLUSH(x) ((x) << 5)
1597# define R600_DEPTH_PENDING_FREE(x) ((x) << 15)
1598# define R600_DEPTH_CACHELINE_FREE(x) ((x) << 20)
1599#define R700_DB_DEBUG3 0x98b0
1600# define R700_DB_CLK_OFF_DELAY(x) ((x) << 11)
1601#define RV700_DB_DEBUG4 0x9b8c
1602# define RV700_DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6)
1603
1604#define R600_VGT_CACHE_INVALIDATION 0x88c4
1605# define R600_CACHE_INVALIDATION(x) ((x) << 0)
1606# define R600_VC_ONLY 0
1607# define R600_TC_ONLY 1
1608# define R600_VC_AND_TC 2
1609# define R700_AUTO_INVLD_EN(x) ((x) << 6)
1610# define R700_NO_AUTO 0
1611# define R700_ES_AUTO 1
1612# define R700_GS_AUTO 2
1613# define R700_ES_AND_GS_AUTO 3
1614#define R600_VGT_GS_PER_ES 0x88c8
1615#define R600_VGT_ES_PER_GS 0x88cc
1616#define R600_VGT_GS_PER_VS 0x88e8
1617#define R600_VGT_GS_VERTEX_REUSE 0x88d4
1618#define R600_VGT_NUM_INSTANCES 0x8974
1619#define R600_VGT_STRMOUT_EN 0x28ab0
1620#define R600_VGT_EVENT_INITIATOR 0x28a90
1621# define R600_CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)
1622#define R600_VGT_VERTEX_REUSE_BLOCK_CNTL 0x28c58
1623# define R600_VTX_REUSE_DEPTH_MASK 0xff
1624#define R600_VGT_OUT_DEALLOC_CNTL 0x28c5c
1625# define R600_DEALLOC_DIST_MASK 0x7f
1626
1627#define R600_CB_COLOR0_BASE 0x28040
1628#define R600_CB_COLOR1_BASE 0x28044
1629#define R600_CB_COLOR2_BASE 0x28048
1630#define R600_CB_COLOR3_BASE 0x2804c
1631#define R600_CB_COLOR4_BASE 0x28050
1632#define R600_CB_COLOR5_BASE 0x28054
1633#define R600_CB_COLOR6_BASE 0x28058
1634#define R600_CB_COLOR7_BASE 0x2805c
1635#define R600_CB_COLOR7_FRAG 0x280fc
1636
1637#define R600_CB_COLOR0_SIZE 0x28060
1638#define R600_CB_COLOR0_VIEW 0x28080
1639#define R600_CB_COLOR0_INFO 0x280a0
1640#define R600_CB_COLOR0_TILE 0x280c0
1641#define R600_CB_COLOR0_FRAG 0x280e0
1642#define R600_CB_COLOR0_MASK 0x28100
1643
1644#define AVIVO_D1MODE_VLINE_START_END 0x6538
1645#define AVIVO_D2MODE_VLINE_START_END 0x6d38
1646#define R600_CP_COHER_BASE 0x85f8
1647#define R600_DB_DEPTH_BASE 0x2800c
1648#define R600_SQ_PGM_START_FS 0x28894
1649#define R600_SQ_PGM_START_ES 0x28880
1650#define R600_SQ_PGM_START_VS 0x28858
1651#define R600_SQ_PGM_RESOURCES_VS 0x28868
1652#define R600_SQ_PGM_CF_OFFSET_VS 0x288d0
1653#define R600_SQ_PGM_START_GS 0x2886c
1654#define R600_SQ_PGM_START_PS 0x28840
1655#define R600_SQ_PGM_RESOURCES_PS 0x28850
1656#define R600_SQ_PGM_EXPORTS_PS 0x28854
1657#define R600_SQ_PGM_CF_OFFSET_PS 0x288cc
1658#define R600_VGT_DMA_BASE 0x287e8
1659#define R600_VGT_DMA_BASE_HI 0x287e4
1660#define R600_VGT_STRMOUT_BASE_OFFSET_0 0x28b10
1661#define R600_VGT_STRMOUT_BASE_OFFSET_1 0x28b14
1662#define R600_VGT_STRMOUT_BASE_OFFSET_2 0x28b18
1663#define R600_VGT_STRMOUT_BASE_OFFSET_3 0x28b1c
1664#define R600_VGT_STRMOUT_BASE_OFFSET_HI_0 0x28b44
1665#define R600_VGT_STRMOUT_BASE_OFFSET_HI_1 0x28b48
1666#define R600_VGT_STRMOUT_BASE_OFFSET_HI_2 0x28b4c
1667#define R600_VGT_STRMOUT_BASE_OFFSET_HI_3 0x28b50
1668#define R600_VGT_STRMOUT_BUFFER_BASE_0 0x28ad8
1669#define R600_VGT_STRMOUT_BUFFER_BASE_1 0x28ae8
1670#define R600_VGT_STRMOUT_BUFFER_BASE_2 0x28af8
1671#define R600_VGT_STRMOUT_BUFFER_BASE_3 0x28b08
1672#define R600_VGT_STRMOUT_BUFFER_OFFSET_0 0x28adc
1673#define R600_VGT_STRMOUT_BUFFER_OFFSET_1 0x28aec
1674#define R600_VGT_STRMOUT_BUFFER_OFFSET_2 0x28afc
1675#define R600_VGT_STRMOUT_BUFFER_OFFSET_3 0x28b0c
1676
1677#define R600_VGT_PRIMITIVE_TYPE 0x8958
1678
1679#define R600_PA_SC_SCREEN_SCISSOR_TL 0x28030
1680#define R600_PA_SC_GENERIC_SCISSOR_TL 0x28240
1681#define R600_PA_SC_WINDOW_SCISSOR_TL 0x28204
1682
1683#define R600_TC_CNTL 0x9608
1684# define R600_TC_L2_SIZE(x) ((x) << 5)
1685# define R600_L2_DISABLE_LATE_HIT (1 << 9)
1686
1687#define R600_ARB_POP 0x2418
1688# define R600_ENABLE_TC128 (1 << 30)
1689#define R600_ARB_GDEC_RD_CNTL 0x246c
1690
1691#define R600_TA_CNTL_AUX 0x9508
1692# define R600_DISABLE_CUBE_WRAP (1 << 0)
1693# define R600_DISABLE_CUBE_ANISO (1 << 1)
1694# define R700_GETLOD_SELECT(x) ((x) << 2)
1695# define R600_SYNC_GRADIENT (1 << 24)
1696# define R600_SYNC_WALKER (1 << 25)
1697# define R600_SYNC_ALIGNER (1 << 26)
1698# define R600_BILINEAR_PRECISION_6_BIT (0 << 31)
1699# define R600_BILINEAR_PRECISION_8_BIT (1 << 31)
1700
1701#define R700_TCP_CNTL 0x9610
1702
1703#define R600_SMX_DC_CTL0 0xa020
1704# define R700_USE_HASH_FUNCTION (1 << 0)
1705# define R700_CACHE_DEPTH(x) ((x) << 1)
1706# define R700_FLUSH_ALL_ON_EVENT (1 << 10)
1707# define R700_STALL_ON_EVENT (1 << 11)
1708#define R700_SMX_EVENT_CTL 0xa02c
1709# define R700_ES_FLUSH_CTL(x) ((x) << 0)
1710# define R700_GS_FLUSH_CTL(x) ((x) << 3)
1711# define R700_ACK_FLUSH_CTL(x) ((x) << 6)
1712# define R700_SYNC_FLUSH_CTL (1 << 8)
1713
1714#define R600_SQ_CONFIG 0x8c00
1715# define R600_VC_ENABLE (1 << 0)
1716# define R600_EXPORT_SRC_C (1 << 1)
1717# define R600_DX9_CONSTS (1 << 2)
1718# define R600_ALU_INST_PREFER_VECTOR (1 << 3)
1719# define R600_DX10_CLAMP (1 << 4)
1720# define R600_CLAUSE_SEQ_PRIO(x) ((x) << 8)
1721# define R600_PS_PRIO(x) ((x) << 24)
1722# define R600_VS_PRIO(x) ((x) << 26)
1723# define R600_GS_PRIO(x) ((x) << 28)
1724# define R600_ES_PRIO(x) ((x) << 30)
1725#define R600_SQ_GPR_RESOURCE_MGMT_1 0x8c04
1726# define R600_NUM_PS_GPRS(x) ((x) << 0)
1727# define R600_NUM_VS_GPRS(x) ((x) << 16)
1728# define R700_DYN_GPR_ENABLE (1 << 27)
1729# define R600_NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)
1730#define R600_SQ_GPR_RESOURCE_MGMT_2 0x8c08
1731# define R600_NUM_GS_GPRS(x) ((x) << 0)
1732# define R600_NUM_ES_GPRS(x) ((x) << 16)
1733#define R600_SQ_THREAD_RESOURCE_MGMT 0x8c0c
1734# define R600_NUM_PS_THREADS(x) ((x) << 0)
1735# define R600_NUM_VS_THREADS(x) ((x) << 8)
1736# define R600_NUM_GS_THREADS(x) ((x) << 16)
1737# define R600_NUM_ES_THREADS(x) ((x) << 24)
1738#define R600_SQ_STACK_RESOURCE_MGMT_1 0x8c10
1739# define R600_NUM_PS_STACK_ENTRIES(x) ((x) << 0)
1740# define R600_NUM_VS_STACK_ENTRIES(x) ((x) << 16)
1741#define R600_SQ_STACK_RESOURCE_MGMT_2 0x8c14
1742# define R600_NUM_GS_STACK_ENTRIES(x) ((x) << 0)
1743# define R600_NUM_ES_STACK_ENTRIES(x) ((x) << 16)
1744#define R600_SQ_MS_FIFO_SIZES 0x8cf0
1745# define R600_CACHE_FIFO_SIZE(x) ((x) << 0)
1746# define R600_FETCH_FIFO_HIWATER(x) ((x) << 8)
1747# define R600_DONE_FIFO_HIWATER(x) ((x) << 16)
1748# define R600_ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)
1749#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8db0
1750# define R700_SIMDA_RING0(x) ((x) << 0)
1751# define R700_SIMDA_RING1(x) ((x) << 8)
1752# define R700_SIMDB_RING0(x) ((x) << 16)
1753# define R700_SIMDB_RING1(x) ((x) << 24)
1754#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8db4
1755#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8db8
1756#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8dbc
1757#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8dc0
1758#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8dc4
1759#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8dc8
1760#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8dcc
1761
1762#define R600_SPI_PS_IN_CONTROL_0 0x286cc
1763# define R600_NUM_INTERP(x) ((x) << 0)
1764# define R600_POSITION_ENA (1 << 8)
1765# define R600_POSITION_CENTROID (1 << 9)
1766# define R600_POSITION_ADDR(x) ((x) << 10)
1767# define R600_PARAM_GEN(x) ((x) << 15)
1768# define R600_PARAM_GEN_ADDR(x) ((x) << 19)
1769# define R600_BARYC_SAMPLE_CNTL(x) ((x) << 26)
1770# define R600_PERSP_GRADIENT_ENA (1 << 28)
1771# define R600_LINEAR_GRADIENT_ENA (1 << 29)
1772# define R600_POSITION_SAMPLE (1 << 30)
1773# define R600_BARYC_AT_SAMPLE_ENA (1 << 31)
1774#define R600_SPI_PS_IN_CONTROL_1 0x286d0
1775# define R600_GEN_INDEX_PIX (1 << 0)
1776# define R600_GEN_INDEX_PIX_ADDR(x) ((x) << 1)
1777# define R600_FRONT_FACE_ENA (1 << 8)
1778# define R600_FRONT_FACE_CHAN(x) ((x) << 9)
1779# define R600_FRONT_FACE_ALL_BITS (1 << 11)
1780# define R600_FRONT_FACE_ADDR(x) ((x) << 12)
1781# define R600_FOG_ADDR(x) ((x) << 17)
1782# define R600_FIXED_PT_POSITION_ENA (1 << 24)
1783# define R600_FIXED_PT_POSITION_ADDR(x) ((x) << 25)
1784# define R700_POSITION_ULC (1 << 30)
1785#define R600_SPI_INPUT_Z 0x286d8
1786
1787#define R600_SPI_CONFIG_CNTL 0x9100
1788# define R600_GPR_WRITE_PRIORITY(x) ((x) << 0)
1789# define R600_DISABLE_INTERP_1 (1 << 5)
1790#define R600_SPI_CONFIG_CNTL_1 0x913c
1791# define R600_VTX_DONE_DELAY(x) ((x) << 0)
1792# define R600_INTERP_ONE_PRIM_PER_ROW (1 << 4)
1793
1794#define R600_GB_TILING_CONFIG 0x98f0
1795# define R600_PIPE_TILING(x) ((x) << 1)
1796# define R600_BANK_TILING(x) ((x) << 4)
1797# define R600_GROUP_SIZE(x) ((x) << 6)
1798# define R600_ROW_TILING(x) ((x) << 8)
1799# define R600_BANK_SWAPS(x) ((x) << 11)
1800# define R600_SAMPLE_SPLIT(x) ((x) << 14)
1801# define R600_BACKEND_MAP(x) ((x) << 16)
1802#define R600_DCP_TILING_CONFIG 0x6ca0
1803#define R600_HDP_TILING_CONFIG 0x2f3c
1804
1805#define R600_CC_RB_BACKEND_DISABLE 0x98f4
1806#define R700_CC_SYS_RB_BACKEND_DISABLE 0x3f88
1807# define R600_BACKEND_DISABLE(x) ((x) << 16)
1808
1809#define R600_CC_GC_SHADER_PIPE_CONFIG 0x8950
1810#define R600_GC_USER_SHADER_PIPE_CONFIG 0x8954
1811# define R600_INACTIVE_QD_PIPES(x) ((x) << 8)
1812# define R600_INACTIVE_QD_PIPES_MASK (0xff << 8)
1813# define R600_INACTIVE_SIMDS(x) ((x) << 16)
1814# define R600_INACTIVE_SIMDS_MASK (0xff << 16)
1815
1816#define R700_CGTS_SYS_TCC_DISABLE 0x3f90
1817#define R700_CGTS_USER_SYS_TCC_DISABLE 0x3f94
1818#define R700_CGTS_TCC_DISABLE 0x9148
1819#define R700_CGTS_USER_TCC_DISABLE 0x914c
1820
1821
1822#define RADEON_MAX_USEC_TIMEOUT 100000
1823
1824#define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0
1825#define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1
1826#define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2
1827#define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3
1828#define RADEON_LAST_DISPATCH 1
1829
1830#define R600_LAST_FRAME_REG R600_SCRATCH_REG0
1831#define R600_LAST_DISPATCH_REG R600_SCRATCH_REG1
1832#define R600_LAST_CLEAR_REG R600_SCRATCH_REG2
1833#define R600_LAST_SWI_REG R600_SCRATCH_REG3
1834
1835#define RADEON_MAX_VB_AGE 0x7fffffff
1836#define RADEON_MAX_VB_VERTS (0xffff)
1837
1838#define RADEON_RING_HIGH_MARK 128
1839
1840#define RADEON_PCIGART_TABLE_SIZE (32*1024)
1841
1842#define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) )
1843#define RADEON_WRITE(reg, val) \
1844do { \
1845 if (reg < 0x10000) { \
1846 DRM_WRITE32(dev_priv->mmio, (reg), (val)); \
1847 } else { \
1848 DRM_WRITE32(dev_priv->mmio, RADEON_MM_INDEX, (reg)); \
1849 DRM_WRITE32(dev_priv->mmio, RADEON_MM_DATA, (val)); \
1850 } \
1851} while (0)
1852#define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) )
1853#define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) )
1854
1855#define RADEON_WRITE_PLL(addr, val) \
1856do { \
1857 RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, \
1858 ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \
1859 RADEON_WRITE(RADEON_CLOCK_CNTL_DATA, (val)); \
1860} while (0)
1861
1862#define RADEON_WRITE_PCIE(addr, val) \
1863do { \
1864 RADEON_WRITE8(RADEON_PCIE_INDEX, \
1865 ((addr) & 0xff)); \
1866 RADEON_WRITE(RADEON_PCIE_DATA, (val)); \
1867} while (0)
1868
1869#define R500_WRITE_MCIND(addr, val) \
1870do { \
1871 RADEON_WRITE(R520_MC_IND_INDEX, 0xff0000 | ((addr) & 0xff)); \
1872 RADEON_WRITE(R520_MC_IND_DATA, (val)); \
1873 RADEON_WRITE(R520_MC_IND_INDEX, 0); \
1874} while (0)
1875
1876#define RS480_WRITE_MCIND(addr, val) \
1877do { \
1878 RADEON_WRITE(RS480_NB_MC_INDEX, \
1879 ((addr) & 0xff) | RS480_NB_MC_IND_WR_EN); \
1880 RADEON_WRITE(RS480_NB_MC_DATA, (val)); \
1881 RADEON_WRITE(RS480_NB_MC_INDEX, 0xff); \
1882} while (0)
1883
1884#define RS690_WRITE_MCIND(addr, val) \
1885do { \
1886 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_EN | ((addr) & RS690_MC_INDEX_MASK)); \
1887 RADEON_WRITE(RS690_MC_DATA, val); \
1888 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_ACK); \
1889} while (0)
1890
1891#define RS600_WRITE_MCIND(addr, val) \
1892do { \
1893 RADEON_WRITE(RS600_MC_INDEX, RS600_MC_IND_WR_EN | RS600_MC_IND_CITF_ARB0 | ((addr) & RS600_MC_ADDR_MASK)); \
1894 RADEON_WRITE(RS600_MC_DATA, val); \
1895} while (0)
1896
1897#define IGP_WRITE_MCIND(addr, val) \
1898do { \
1899 if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS690) || \
1900 ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS740)) \
1901 RS690_WRITE_MCIND(addr, val); \
1902 else if ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS600) \
1903 RS600_WRITE_MCIND(addr, val); \
1904 else \
1905 RS480_WRITE_MCIND(addr, val); \
1906} while (0)
1907
1908#define CP_PACKET0( reg, n ) \
1909 (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2))
1910#define CP_PACKET0_TABLE( reg, n ) \
1911 (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2))
1912#define CP_PACKET1( reg0, reg1 ) \
1913 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
1914#define CP_PACKET2() \
1915 (RADEON_CP_PACKET2)
1916#define CP_PACKET3( pkt, n ) \
1917 (RADEON_CP_PACKET3 | (pkt) | ((n) << 16))
1918
1919
1920
1921
1922
1923#define RADEON_WAIT_UNTIL_2D_IDLE() do { \
1924 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1925 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1926 RADEON_WAIT_HOST_IDLECLEAN) ); \
1927} while (0)
1928
1929#define RADEON_WAIT_UNTIL_3D_IDLE() do { \
1930 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1931 OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \
1932 RADEON_WAIT_HOST_IDLECLEAN) ); \
1933} while (0)
1934
1935#define RADEON_WAIT_UNTIL_IDLE() do { \
1936 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1937 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1938 RADEON_WAIT_3D_IDLECLEAN | \
1939 RADEON_WAIT_HOST_IDLECLEAN) ); \
1940} while (0)
1941
1942#define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \
1943 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1944 OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \
1945} while (0)
1946
1947#define RADEON_FLUSH_CACHE() do { \
1948 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1949 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1950 OUT_RING(RADEON_RB3D_DC_FLUSH); \
1951 } else { \
1952 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1953 OUT_RING(R300_RB3D_DC_FLUSH); \
1954 } \
1955} while (0)
1956
1957#define RADEON_PURGE_CACHE() do { \
1958 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1959 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1960 OUT_RING(RADEON_RB3D_DC_FLUSH | RADEON_RB3D_DC_FREE); \
1961 } else { \
1962 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1963 OUT_RING(R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE); \
1964 } \
1965} while (0)
1966
1967#define RADEON_FLUSH_ZCACHE() do { \
1968 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1969 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1970 OUT_RING(RADEON_RB3D_ZC_FLUSH); \
1971 } else { \
1972 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1973 OUT_RING(R300_ZC_FLUSH); \
1974 } \
1975} while (0)
1976
1977#define RADEON_PURGE_ZCACHE() do { \
1978 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1979 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1980 OUT_RING(RADEON_RB3D_ZC_FLUSH | RADEON_RB3D_ZC_FREE); \
1981 } else { \
1982 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1983 OUT_RING(R300_ZC_FLUSH | R300_ZC_FREE); \
1984 } \
1985} while (0)
1986
1987
1988
1989
1990
1991
1992
1993#define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \
1994do { \
1995 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1996 u32 head = GET_RING_HEAD( dev_priv ); \
1997 if (head == dev_priv->ring.tail) \
1998 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
1999 } \
2000} while (0)
2001
2002#define VB_AGE_TEST_WITH_RETURN( dev_priv ) \
2003do { \
2004 struct drm_radeon_master_private *master_priv = file_priv->master->driver_priv; \
2005 drm_radeon_sarea_t *sarea_priv = master_priv->sarea_priv; \
2006 if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \
2007 int __ret; \
2008 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) \
2009 __ret = r600_do_cp_idle(dev_priv); \
2010 else \
2011 __ret = radeon_do_cp_idle(dev_priv); \
2012 if ( __ret ) return __ret; \
2013 sarea_priv->last_dispatch = 0; \
2014 radeon_freelist_reset( dev ); \
2015 } \
2016} while (0)
2017
2018#define RADEON_DISPATCH_AGE( age ) do { \
2019 OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \
2020 OUT_RING( age ); \
2021} while (0)
2022
2023#define RADEON_FRAME_AGE( age ) do { \
2024 OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \
2025 OUT_RING( age ); \
2026} while (0)
2027
2028#define RADEON_CLEAR_AGE( age ) do { \
2029 OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \
2030 OUT_RING( age ); \
2031} while (0)
2032
2033#define R600_DISPATCH_AGE(age) do { \
2034 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2035 OUT_RING((R600_LAST_DISPATCH_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2036 OUT_RING(age); \
2037} while (0)
2038
2039#define R600_FRAME_AGE(age) do { \
2040 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2041 OUT_RING((R600_LAST_FRAME_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2042 OUT_RING(age); \
2043} while (0)
2044
2045#define R600_CLEAR_AGE(age) do { \
2046 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2047 OUT_RING((R600_LAST_CLEAR_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2048 OUT_RING(age); \
2049} while (0)
2050
2051
2052
2053
2054
2055#define RADEON_VERBOSE 0
2056
2057#define RING_LOCALS int write, _nr, _align_nr; unsigned int mask; u32 *ring;
2058
2059#define RADEON_RING_ALIGN 16
2060
2061#define BEGIN_RING( n ) do { \
2062 if ( RADEON_VERBOSE ) { \
2063 DRM_INFO( "BEGIN_RING( %d )\n", (n)); \
2064 } \
2065 _align_nr = RADEON_RING_ALIGN - ((dev_priv->ring.tail + n) & (RADEON_RING_ALIGN-1)); \
2066 _align_nr += n; \
2067 if (dev_priv->ring.space <= (_align_nr * sizeof(u32))) { \
2068 COMMIT_RING(); \
2069 radeon_wait_ring( dev_priv, _align_nr * sizeof(u32)); \
2070 } \
2071 _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \
2072 ring = dev_priv->ring.start; \
2073 write = dev_priv->ring.tail; \
2074 mask = dev_priv->ring.tail_mask; \
2075} while (0)
2076
2077#define ADVANCE_RING() do { \
2078 if ( RADEON_VERBOSE ) { \
2079 DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \
2080 write, dev_priv->ring.tail ); \
2081 } \
2082 if (((dev_priv->ring.tail + _nr) & mask) != write) { \
2083 DRM_ERROR( \
2084 "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \
2085 ((dev_priv->ring.tail + _nr) & mask), \
2086 write, __LINE__); \
2087 } else \
2088 dev_priv->ring.tail = write; \
2089} while (0)
2090
2091extern void radeon_commit_ring(drm_radeon_private_t *dev_priv);
2092
2093#define COMMIT_RING() do { \
2094 radeon_commit_ring(dev_priv); \
2095 } while(0)
2096
2097#define OUT_RING( x ) do { \
2098 if ( RADEON_VERBOSE ) { \
2099 DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \
2100 (unsigned int)(x), write ); \
2101 } \
2102 ring[write++] = (x); \
2103 write &= mask; \
2104} while (0)
2105
2106#define OUT_RING_REG( reg, val ) do { \
2107 OUT_RING( CP_PACKET0( reg, 0 ) ); \
2108 OUT_RING( val ); \
2109} while (0)
2110
2111#define OUT_RING_TABLE( tab, sz ) do { \
2112 int _size = (sz); \
2113 int *_tab = (int *)(tab); \
2114 \
2115 if (write + _size > mask) { \
2116 int _i = (mask+1) - write; \
2117 _size -= _i; \
2118 while (_i > 0 ) { \
2119 *(int *)(ring + write) = *_tab++; \
2120 write++; \
2121 _i--; \
2122 } \
2123 write = 0; \
2124 _tab += _i; \
2125 } \
2126 while (_size > 0) { \
2127 *(ring + write) = *_tab++; \
2128 write++; \
2129 _size--; \
2130 } \
2131 write &= mask; \
2132} while (0)
2133
2134
2135
2136
2137#define OUT_RING_DRM_BUFFER(buf, sz) do { \
2138 int _size = (sz) * 4; \
2139 struct drm_buffer *_buf = (buf); \
2140 int _part_size; \
2141 while (_size > 0) { \
2142 _part_size = _size; \
2143 \
2144 if (write + _part_size/4 > mask) \
2145 _part_size = ((mask + 1) - write)*4; \
2146 \
2147 if (drm_buffer_index(_buf) + _part_size > PAGE_SIZE) \
2148 _part_size = PAGE_SIZE - drm_buffer_index(_buf);\
2149 \
2150 \
2151 \
2152 memcpy(ring + write, &_buf->data[drm_buffer_page(_buf)] \
2153 [drm_buffer_index(_buf)], _part_size); \
2154 \
2155 _size -= _part_size; \
2156 write = (write + _part_size/4) & mask; \
2157 drm_buffer_advance(_buf, _part_size); \
2158 } \
2159} while (0)
2160
2161
2162#endif
2163
2164#endif
2165
