1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28#include <linux/init.h>
29#include <linux/list.h>
30#include <linux/module.h>
31#include <linux/kmod.h>
32#include <linux/kernel.h>
33#include <linux/slab.h>
34#include <linux/interrupt.h>
35#include <linux/dma-mapping.h>
36#include <linux/delay.h>
37#include <linux/kthread.h>
38#include <asm/div64.h>
39
40#include "cx88.h"
41#include <media/v4l2-common.h>
42#include <media/v4l2-ioctl.h>
43#include <media/v4l2-event.h>
44#include <media/wm8775.h>
45
46MODULE_DESCRIPTION("v4l2 driver module for cx2388x based TV cards");
47MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
48MODULE_LICENSE("GPL");
49MODULE_VERSION(CX88_VERSION);
50
51
52
53static unsigned int video_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
54static unsigned int vbi_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
55static unsigned int radio_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
56
57module_param_array(video_nr, int, NULL, 0444);
58module_param_array(vbi_nr, int, NULL, 0444);
59module_param_array(radio_nr, int, NULL, 0444);
60
61MODULE_PARM_DESC(video_nr,"video device numbers");
62MODULE_PARM_DESC(vbi_nr,"vbi device numbers");
63MODULE_PARM_DESC(radio_nr,"radio device numbers");
64
65static unsigned int video_debug;
66module_param(video_debug,int,0644);
67MODULE_PARM_DESC(video_debug,"enable debug messages [video]");
68
69static unsigned int irq_debug;
70module_param(irq_debug,int,0644);
71MODULE_PARM_DESC(irq_debug,"enable debug messages [IRQ handler]");
72
73static unsigned int vid_limit = 16;
74module_param(vid_limit,int,0644);
75MODULE_PARM_DESC(vid_limit,"capture memory limit in megabytes");
76
77#define dprintk(level,fmt, arg...) if (video_debug >= level) \
78 printk(KERN_DEBUG "%s/0: " fmt, core->name , ## arg)
79
80
81
82
83static const struct cx8800_fmt formats[] = {
84 {
85 .name = "8 bpp, gray",
86 .fourcc = V4L2_PIX_FMT_GREY,
87 .cxformat = ColorFormatY8,
88 .depth = 8,
89 .flags = FORMAT_FLAGS_PACKED,
90 },{
91 .name = "15 bpp RGB, le",
92 .fourcc = V4L2_PIX_FMT_RGB555,
93 .cxformat = ColorFormatRGB15,
94 .depth = 16,
95 .flags = FORMAT_FLAGS_PACKED,
96 },{
97 .name = "15 bpp RGB, be",
98 .fourcc = V4L2_PIX_FMT_RGB555X,
99 .cxformat = ColorFormatRGB15 | ColorFormatBSWAP,
100 .depth = 16,
101 .flags = FORMAT_FLAGS_PACKED,
102 },{
103 .name = "16 bpp RGB, le",
104 .fourcc = V4L2_PIX_FMT_RGB565,
105 .cxformat = ColorFormatRGB16,
106 .depth = 16,
107 .flags = FORMAT_FLAGS_PACKED,
108 },{
109 .name = "16 bpp RGB, be",
110 .fourcc = V4L2_PIX_FMT_RGB565X,
111 .cxformat = ColorFormatRGB16 | ColorFormatBSWAP,
112 .depth = 16,
113 .flags = FORMAT_FLAGS_PACKED,
114 },{
115 .name = "24 bpp RGB, le",
116 .fourcc = V4L2_PIX_FMT_BGR24,
117 .cxformat = ColorFormatRGB24,
118 .depth = 24,
119 .flags = FORMAT_FLAGS_PACKED,
120 },{
121 .name = "32 bpp RGB, le",
122 .fourcc = V4L2_PIX_FMT_BGR32,
123 .cxformat = ColorFormatRGB32,
124 .depth = 32,
125 .flags = FORMAT_FLAGS_PACKED,
126 },{
127 .name = "32 bpp RGB, be",
128 .fourcc = V4L2_PIX_FMT_RGB32,
129 .cxformat = ColorFormatRGB32 | ColorFormatBSWAP | ColorFormatWSWAP,
130 .depth = 32,
131 .flags = FORMAT_FLAGS_PACKED,
132 },{
133 .name = "4:2:2, packed, YUYV",
134 .fourcc = V4L2_PIX_FMT_YUYV,
135 .cxformat = ColorFormatYUY2,
136 .depth = 16,
137 .flags = FORMAT_FLAGS_PACKED,
138 },{
139 .name = "4:2:2, packed, UYVY",
140 .fourcc = V4L2_PIX_FMT_UYVY,
141 .cxformat = ColorFormatYUY2 | ColorFormatBSWAP,
142 .depth = 16,
143 .flags = FORMAT_FLAGS_PACKED,
144 },
145};
146
147static const struct cx8800_fmt* format_by_fourcc(unsigned int fourcc)
148{
149 unsigned int i;
150
151 for (i = 0; i < ARRAY_SIZE(formats); i++)
152 if (formats[i].fourcc == fourcc)
153 return formats+i;
154 return NULL;
155}
156
157
158
159struct cx88_ctrl {
160
161 u32 id;
162 s32 minimum;
163 s32 maximum;
164 u32 step;
165 s32 default_value;
166
167
168 u32 off;
169 u32 reg;
170 u32 sreg;
171 u32 mask;
172 u32 shift;
173};
174
175static const struct cx88_ctrl cx8800_vid_ctls[] = {
176
177 {
178 .id = V4L2_CID_BRIGHTNESS,
179 .minimum = 0x00,
180 .maximum = 0xff,
181 .step = 1,
182 .default_value = 0x7f,
183 .off = 128,
184 .reg = MO_CONTR_BRIGHT,
185 .mask = 0x00ff,
186 .shift = 0,
187 },{
188 .id = V4L2_CID_CONTRAST,
189 .minimum = 0,
190 .maximum = 0xff,
191 .step = 1,
192 .default_value = 0x3f,
193 .off = 0,
194 .reg = MO_CONTR_BRIGHT,
195 .mask = 0xff00,
196 .shift = 8,
197 },{
198 .id = V4L2_CID_HUE,
199 .minimum = 0,
200 .maximum = 0xff,
201 .step = 1,
202 .default_value = 0x7f,
203 .off = 128,
204 .reg = MO_HUE,
205 .mask = 0x00ff,
206 .shift = 0,
207 },{
208
209
210
211 .id = V4L2_CID_SATURATION,
212 .minimum = 0,
213 .maximum = 0xff,
214 .step = 1,
215 .default_value = 0x7f,
216 .off = 0,
217 .reg = MO_UV_SATURATION,
218 .mask = 0x00ff,
219 .shift = 0,
220 }, {
221 .id = V4L2_CID_SHARPNESS,
222 .minimum = 0,
223 .maximum = 4,
224 .step = 1,
225 .default_value = 0x0,
226 .off = 0,
227
228
229 .reg = MO_FILTER_ODD,
230 .mask = 7 << 7,
231 .shift = 7,
232 }, {
233 .id = V4L2_CID_CHROMA_AGC,
234 .minimum = 0,
235 .maximum = 1,
236 .default_value = 0x1,
237 .reg = MO_INPUT_FORMAT,
238 .mask = 1 << 10,
239 .shift = 10,
240 }, {
241 .id = V4L2_CID_COLOR_KILLER,
242 .minimum = 0,
243 .maximum = 1,
244 .default_value = 0x1,
245 .reg = MO_INPUT_FORMAT,
246 .mask = 1 << 9,
247 .shift = 9,
248 }, {
249 .id = V4L2_CID_BAND_STOP_FILTER,
250 .minimum = 0,
251 .maximum = 1,
252 .step = 1,
253 .default_value = 0x0,
254 .off = 0,
255 .reg = MO_HTOTAL,
256 .mask = 3 << 11,
257 .shift = 11,
258 }
259};
260
261static const struct cx88_ctrl cx8800_aud_ctls[] = {
262 {
263
264 .id = V4L2_CID_AUDIO_MUTE,
265 .minimum = 0,
266 .maximum = 1,
267 .default_value = 1,
268 .reg = AUD_VOL_CTL,
269 .sreg = SHADOW_AUD_VOL_CTL,
270 .mask = (1 << 6),
271 .shift = 6,
272 },{
273 .id = V4L2_CID_AUDIO_VOLUME,
274 .minimum = 0,
275 .maximum = 0x3f,
276 .step = 1,
277 .default_value = 0x3f,
278 .reg = AUD_VOL_CTL,
279 .sreg = SHADOW_AUD_VOL_CTL,
280 .mask = 0x3f,
281 .shift = 0,
282 },{
283 .id = V4L2_CID_AUDIO_BALANCE,
284 .minimum = 0,
285 .maximum = 0x7f,
286 .step = 1,
287 .default_value = 0x40,
288 .reg = AUD_BAL_CTL,
289 .sreg = SHADOW_AUD_BAL_CTL,
290 .mask = 0x7f,
291 .shift = 0,
292 }
293};
294
295enum {
296 CX8800_VID_CTLS = ARRAY_SIZE(cx8800_vid_ctls),
297 CX8800_AUD_CTLS = ARRAY_SIZE(cx8800_aud_ctls),
298};
299
300
301
302
303static int res_get(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bit)
304{
305 struct cx88_core *core = dev->core;
306 if (fh->resources & bit)
307
308 return 1;
309
310
311 mutex_lock(&core->lock);
312 if (dev->resources & bit) {
313
314 mutex_unlock(&core->lock);
315 return 0;
316 }
317
318 fh->resources |= bit;
319 dev->resources |= bit;
320 dprintk(1,"res: get %d\n",bit);
321 mutex_unlock(&core->lock);
322 return 1;
323}
324
325static
326int res_check(struct cx8800_fh *fh, unsigned int bit)
327{
328 return (fh->resources & bit);
329}
330
331static
332int res_locked(struct cx8800_dev *dev, unsigned int bit)
333{
334 return (dev->resources & bit);
335}
336
337static
338void res_free(struct cx8800_dev *dev, struct cx8800_fh *fh, unsigned int bits)
339{
340 struct cx88_core *core = dev->core;
341 BUG_ON((fh->resources & bits) != bits);
342
343 mutex_lock(&core->lock);
344 fh->resources &= ~bits;
345 dev->resources &= ~bits;
346 dprintk(1,"res: put %d\n",bits);
347 mutex_unlock(&core->lock);
348}
349
350
351
352int cx88_video_mux(struct cx88_core *core, unsigned int input)
353{
354
355
356 dprintk(1,"video_mux: %d [vmux=%d,gpio=0x%x,0x%x,0x%x,0x%x]\n",
357 input, INPUT(input).vmux,
358 INPUT(input).gpio0,INPUT(input).gpio1,
359 INPUT(input).gpio2,INPUT(input).gpio3);
360 core->input = input;
361 cx_andor(MO_INPUT_FORMAT, 0x03 << 14, INPUT(input).vmux << 14);
362 cx_write(MO_GP3_IO, INPUT(input).gpio3);
363 cx_write(MO_GP0_IO, INPUT(input).gpio0);
364 cx_write(MO_GP1_IO, INPUT(input).gpio1);
365 cx_write(MO_GP2_IO, INPUT(input).gpio2);
366
367 switch (INPUT(input).type) {
368 case CX88_VMUX_SVIDEO:
369 cx_set(MO_AFECFG_IO, 0x00000001);
370 cx_set(MO_INPUT_FORMAT, 0x00010010);
371 cx_set(MO_FILTER_EVEN, 0x00002020);
372 cx_set(MO_FILTER_ODD, 0x00002020);
373 break;
374 default:
375 cx_clear(MO_AFECFG_IO, 0x00000001);
376 cx_clear(MO_INPUT_FORMAT, 0x00010010);
377 cx_clear(MO_FILTER_EVEN, 0x00002020);
378 cx_clear(MO_FILTER_ODD, 0x00002020);
379 break;
380 }
381
382
383
384 if (INPUT(input).audioroute) {
385
386
387
388 if (core->sd_wm8775) {
389 call_all(core, audio, s_routing,
390 INPUT(input).audioroute, 0, 0);
391 }
392
393
394
395 if (INPUT(input).type != CX88_VMUX_TELEVISION &&
396 INPUT(input).type != CX88_VMUX_CABLE) {
397
398 core->tvaudio = WW_I2SADC;
399 cx88_set_tvaudio(core);
400 } else {
401
402 cx_write(AUD_I2SCNTL, 0x0);
403 cx_clear(AUD_CTL, EN_I2SIN_ENABLE);
404 }
405 }
406
407 return 0;
408}
409EXPORT_SYMBOL(cx88_video_mux);
410
411
412
413static int start_video_dma(struct cx8800_dev *dev,
414 struct cx88_dmaqueue *q,
415 struct cx88_buffer *buf)
416{
417 struct cx88_core *core = dev->core;
418
419
420 cx88_sram_channel_setup(core, &cx88_sram_channels[SRAM_CH21],
421 buf->bpl, buf->risc.dma);
422 cx88_set_scale(core, buf->vb.width, buf->vb.height, buf->vb.field);
423 cx_write(MO_COLOR_CTRL, buf->fmt->cxformat | ColorFormatGamma);
424
425
426 cx_write(MO_VIDY_GPCNTRL,GP_COUNT_CONTROL_RESET);
427 q->count = 1;
428
429
430 cx_set(MO_PCI_INTMSK, core->pci_irqmask | PCI_INT_VIDINT);
431
432
433
434
435
436
437
438
439 cx_set(MO_VID_INTMSK, 0x0f0011);
440
441
442 cx_set(VID_CAPTURE_CONTROL,0x06);
443
444
445 cx_set(MO_DEV_CNTRL2, (1<<5));
446 cx_set(MO_VID_DMACNTRL, 0x11);
447
448 return 0;
449}
450
451#ifdef CONFIG_PM
452static int stop_video_dma(struct cx8800_dev *dev)
453{
454 struct cx88_core *core = dev->core;
455
456
457 cx_clear(MO_VID_DMACNTRL, 0x11);
458
459
460 cx_clear(VID_CAPTURE_CONTROL,0x06);
461
462
463 cx_clear(MO_PCI_INTMSK, PCI_INT_VIDINT);
464 cx_clear(MO_VID_INTMSK, 0x0f0011);
465 return 0;
466}
467#endif
468
469static int restart_video_queue(struct cx8800_dev *dev,
470 struct cx88_dmaqueue *q)
471{
472 struct cx88_core *core = dev->core;
473 struct cx88_buffer *buf, *prev;
474
475 if (!list_empty(&q->active)) {
476 buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
477 dprintk(2,"restart_queue [%p/%d]: restart dma\n",
478 buf, buf->vb.i);
479 start_video_dma(dev, q, buf);
480 list_for_each_entry(buf, &q->active, vb.queue)
481 buf->count = q->count++;
482 mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
483 return 0;
484 }
485
486 prev = NULL;
487 for (;;) {
488 if (list_empty(&q->queued))
489 return 0;
490 buf = list_entry(q->queued.next, struct cx88_buffer, vb.queue);
491 if (NULL == prev) {
492 list_move_tail(&buf->vb.queue, &q->active);
493 start_video_dma(dev, q, buf);
494 buf->vb.state = VIDEOBUF_ACTIVE;
495 buf->count = q->count++;
496 mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
497 dprintk(2,"[%p/%d] restart_queue - first active\n",
498 buf,buf->vb.i);
499
500 } else if (prev->vb.width == buf->vb.width &&
501 prev->vb.height == buf->vb.height &&
502 prev->fmt == buf->fmt) {
503 list_move_tail(&buf->vb.queue, &q->active);
504 buf->vb.state = VIDEOBUF_ACTIVE;
505 buf->count = q->count++;
506 prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
507 dprintk(2,"[%p/%d] restart_queue - move to active\n",
508 buf,buf->vb.i);
509 } else {
510 return 0;
511 }
512 prev = buf;
513 }
514}
515
516
517
518static int
519buffer_setup(struct videobuf_queue *q, unsigned int *count, unsigned int *size)
520{
521 struct cx8800_fh *fh = q->priv_data;
522 struct cx8800_dev *dev = fh->dev;
523
524 *size = dev->fmt->depth * dev->width * dev->height >> 3;
525 if (0 == *count)
526 *count = 32;
527 if (*size * *count > vid_limit * 1024 * 1024)
528 *count = (vid_limit * 1024 * 1024) / *size;
529 return 0;
530}
531
532static int
533buffer_prepare(struct videobuf_queue *q, struct videobuf_buffer *vb,
534 enum v4l2_field field)
535{
536 struct cx8800_fh *fh = q->priv_data;
537 struct cx8800_dev *dev = fh->dev;
538 struct cx88_core *core = dev->core;
539 struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
540 struct videobuf_dmabuf *dma=videobuf_to_dma(&buf->vb);
541 int rc, init_buffer = 0;
542
543 BUG_ON(NULL == dev->fmt);
544 if (dev->width < 48 || dev->width > norm_maxw(core->tvnorm) ||
545 dev->height < 32 || dev->height > norm_maxh(core->tvnorm))
546 return -EINVAL;
547 buf->vb.size = (dev->width * dev->height * dev->fmt->depth) >> 3;
548 if (0 != buf->vb.baddr && buf->vb.bsize < buf->vb.size)
549 return -EINVAL;
550
551 if (buf->fmt != dev->fmt ||
552 buf->vb.width != dev->width ||
553 buf->vb.height != dev->height ||
554 buf->vb.field != field) {
555 buf->fmt = dev->fmt;
556 buf->vb.width = dev->width;
557 buf->vb.height = dev->height;
558 buf->vb.field = field;
559 init_buffer = 1;
560 }
561
562 if (VIDEOBUF_NEEDS_INIT == buf->vb.state) {
563 init_buffer = 1;
564 if (0 != (rc = videobuf_iolock(q,&buf->vb,NULL)))
565 goto fail;
566 }
567
568 if (init_buffer) {
569 buf->bpl = buf->vb.width * buf->fmt->depth >> 3;
570 switch (buf->vb.field) {
571 case V4L2_FIELD_TOP:
572 cx88_risc_buffer(dev->pci, &buf->risc,
573 dma->sglist, 0, UNSET,
574 buf->bpl, 0, buf->vb.height);
575 break;
576 case V4L2_FIELD_BOTTOM:
577 cx88_risc_buffer(dev->pci, &buf->risc,
578 dma->sglist, UNSET, 0,
579 buf->bpl, 0, buf->vb.height);
580 break;
581 case V4L2_FIELD_INTERLACED:
582 cx88_risc_buffer(dev->pci, &buf->risc,
583 dma->sglist, 0, buf->bpl,
584 buf->bpl, buf->bpl,
585 buf->vb.height >> 1);
586 break;
587 case V4L2_FIELD_SEQ_TB:
588 cx88_risc_buffer(dev->pci, &buf->risc,
589 dma->sglist,
590 0, buf->bpl * (buf->vb.height >> 1),
591 buf->bpl, 0,
592 buf->vb.height >> 1);
593 break;
594 case V4L2_FIELD_SEQ_BT:
595 cx88_risc_buffer(dev->pci, &buf->risc,
596 dma->sglist,
597 buf->bpl * (buf->vb.height >> 1), 0,
598 buf->bpl, 0,
599 buf->vb.height >> 1);
600 break;
601 default:
602 BUG();
603 }
604 }
605 dprintk(2,"[%p/%d] buffer_prepare - %dx%d %dbpp \"%s\" - dma=0x%08lx\n",
606 buf, buf->vb.i,
607 dev->width, dev->height, dev->fmt->depth, dev->fmt->name,
608 (unsigned long)buf->risc.dma);
609
610 buf->vb.state = VIDEOBUF_PREPARED;
611 return 0;
612
613 fail:
614 cx88_free_buffer(q,buf);
615 return rc;
616}
617
618static void
619buffer_queue(struct videobuf_queue *vq, struct videobuf_buffer *vb)
620{
621 struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
622 struct cx88_buffer *prev;
623 struct cx8800_fh *fh = vq->priv_data;
624 struct cx8800_dev *dev = fh->dev;
625 struct cx88_core *core = dev->core;
626 struct cx88_dmaqueue *q = &dev->vidq;
627
628
629 buf->risc.jmp[0] = cpu_to_le32(RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC);
630 buf->risc.jmp[1] = cpu_to_le32(q->stopper.dma);
631
632 if (!list_empty(&q->queued)) {
633 list_add_tail(&buf->vb.queue,&q->queued);
634 buf->vb.state = VIDEOBUF_QUEUED;
635 dprintk(2,"[%p/%d] buffer_queue - append to queued\n",
636 buf, buf->vb.i);
637
638 } else if (list_empty(&q->active)) {
639 list_add_tail(&buf->vb.queue,&q->active);
640 start_video_dma(dev, q, buf);
641 buf->vb.state = VIDEOBUF_ACTIVE;
642 buf->count = q->count++;
643 mod_timer(&q->timeout, jiffies+BUFFER_TIMEOUT);
644 dprintk(2,"[%p/%d] buffer_queue - first active\n",
645 buf, buf->vb.i);
646
647 } else {
648 prev = list_entry(q->active.prev, struct cx88_buffer, vb.queue);
649 if (prev->vb.width == buf->vb.width &&
650 prev->vb.height == buf->vb.height &&
651 prev->fmt == buf->fmt) {
652 list_add_tail(&buf->vb.queue,&q->active);
653 buf->vb.state = VIDEOBUF_ACTIVE;
654 buf->count = q->count++;
655 prev->risc.jmp[1] = cpu_to_le32(buf->risc.dma);
656 dprintk(2,"[%p/%d] buffer_queue - append to active\n",
657 buf, buf->vb.i);
658
659 } else {
660 list_add_tail(&buf->vb.queue,&q->queued);
661 buf->vb.state = VIDEOBUF_QUEUED;
662 dprintk(2,"[%p/%d] buffer_queue - first queued\n",
663 buf, buf->vb.i);
664 }
665 }
666}
667
668static void buffer_release(struct videobuf_queue *q, struct videobuf_buffer *vb)
669{
670 struct cx88_buffer *buf = container_of(vb,struct cx88_buffer,vb);
671
672 cx88_free_buffer(q,buf);
673}
674
675static const struct videobuf_queue_ops cx8800_video_qops = {
676 .buf_setup = buffer_setup,
677 .buf_prepare = buffer_prepare,
678 .buf_queue = buffer_queue,
679 .buf_release = buffer_release,
680};
681
682
683
684
685
686
687static struct videobuf_queue *get_queue(struct file *file)
688{
689 struct video_device *vdev = video_devdata(file);
690 struct cx8800_fh *fh = file->private_data;
691
692 switch (vdev->vfl_type) {
693 case VFL_TYPE_GRABBER:
694 return &fh->vidq;
695 case VFL_TYPE_VBI:
696 return &fh->vbiq;
697 default:
698 BUG();
699 return NULL;
700 }
701}
702
703static int get_resource(struct file *file)
704{
705 struct video_device *vdev = video_devdata(file);
706
707 switch (vdev->vfl_type) {
708 case VFL_TYPE_GRABBER:
709 return RESOURCE_VIDEO;
710 case VFL_TYPE_VBI:
711 return RESOURCE_VBI;
712 default:
713 BUG();
714 return 0;
715 }
716}
717
718static int video_open(struct file *file)
719{
720 struct video_device *vdev = video_devdata(file);
721 struct cx8800_dev *dev = video_drvdata(file);
722 struct cx88_core *core = dev->core;
723 struct cx8800_fh *fh;
724 enum v4l2_buf_type type = 0;
725 int radio = 0;
726
727 switch (vdev->vfl_type) {
728 case VFL_TYPE_GRABBER:
729 type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
730 break;
731 case VFL_TYPE_VBI:
732 type = V4L2_BUF_TYPE_VBI_CAPTURE;
733 break;
734 case VFL_TYPE_RADIO:
735 radio = 1;
736 break;
737 }
738
739 dprintk(1, "open dev=%s radio=%d type=%s\n",
740 video_device_node_name(vdev), radio, v4l2_type_names[type]);
741
742
743 fh = kzalloc(sizeof(*fh),GFP_KERNEL);
744 if (unlikely(!fh))
745 return -ENOMEM;
746
747 v4l2_fh_init(&fh->fh, vdev);
748 file->private_data = fh;
749 fh->dev = dev;
750
751 mutex_lock(&core->lock);
752
753 videobuf_queue_sg_init(&fh->vidq, &cx8800_video_qops,
754 &dev->pci->dev, &dev->slock,
755 V4L2_BUF_TYPE_VIDEO_CAPTURE,
756 V4L2_FIELD_INTERLACED,
757 sizeof(struct cx88_buffer),
758 fh, NULL);
759 videobuf_queue_sg_init(&fh->vbiq, &cx8800_vbi_qops,
760 &dev->pci->dev, &dev->slock,
761 V4L2_BUF_TYPE_VBI_CAPTURE,
762 V4L2_FIELD_SEQ_TB,
763 sizeof(struct cx88_buffer),
764 fh, NULL);
765
766 if (vdev->vfl_type == VFL_TYPE_RADIO) {
767 dprintk(1,"video_open: setting radio device\n");
768 cx_write(MO_GP3_IO, core->board.radio.gpio3);
769 cx_write(MO_GP0_IO, core->board.radio.gpio0);
770 cx_write(MO_GP1_IO, core->board.radio.gpio1);
771 cx_write(MO_GP2_IO, core->board.radio.gpio2);
772 if (core->board.radio.audioroute) {
773 if (core->sd_wm8775) {
774 call_all(core, audio, s_routing,
775 core->board.radio.audioroute, 0, 0);
776 }
777
778 core->tvaudio = WW_I2SADC;
779 cx88_set_tvaudio(core);
780 } else {
781
782 core->tvaudio = WW_FM;
783 cx88_set_tvaudio(core);
784 cx88_set_stereo(core,V4L2_TUNER_MODE_STEREO,1);
785 }
786 call_all(core, tuner, s_radio);
787 }
788
789 core->users++;
790 mutex_unlock(&core->lock);
791 v4l2_fh_add(&fh->fh);
792
793 return 0;
794}
795
796static ssize_t
797video_read(struct file *file, char __user *data, size_t count, loff_t *ppos)
798{
799 struct video_device *vdev = video_devdata(file);
800 struct cx8800_fh *fh = file->private_data;
801
802 switch (vdev->vfl_type) {
803 case VFL_TYPE_GRABBER:
804 if (res_locked(fh->dev,RESOURCE_VIDEO))
805 return -EBUSY;
806 return videobuf_read_one(&fh->vidq, data, count, ppos,
807 file->f_flags & O_NONBLOCK);
808 case VFL_TYPE_VBI:
809 if (!res_get(fh->dev,fh,RESOURCE_VBI))
810 return -EBUSY;
811 return videobuf_read_stream(&fh->vbiq, data, count, ppos, 1,
812 file->f_flags & O_NONBLOCK);
813 default:
814 BUG();
815 return 0;
816 }
817}
818
819static unsigned int
820video_poll(struct file *file, struct poll_table_struct *wait)
821{
822 struct video_device *vdev = video_devdata(file);
823 struct cx8800_fh *fh = file->private_data;
824 struct cx88_buffer *buf;
825 unsigned int rc = v4l2_ctrl_poll(file, wait);
826
827 if (vdev->vfl_type == VFL_TYPE_VBI) {
828 if (!res_get(fh->dev,fh,RESOURCE_VBI))
829 return rc | POLLERR;
830 return rc | videobuf_poll_stream(file, &fh->vbiq, wait);
831 }
832 mutex_lock(&fh->vidq.vb_lock);
833 if (res_check(fh,RESOURCE_VIDEO)) {
834
835 if (list_empty(&fh->vidq.stream))
836 goto done;
837 buf = list_entry(fh->vidq.stream.next,struct cx88_buffer,vb.stream);
838 } else {
839
840 buf = (struct cx88_buffer*)fh->vidq.read_buf;
841 if (NULL == buf)
842 goto done;
843 }
844 poll_wait(file, &buf->vb.done, wait);
845 if (buf->vb.state == VIDEOBUF_DONE ||
846 buf->vb.state == VIDEOBUF_ERROR)
847 rc |= POLLIN|POLLRDNORM;
848done:
849 mutex_unlock(&fh->vidq.vb_lock);
850 return rc;
851}
852
853static int video_release(struct file *file)
854{
855 struct cx8800_fh *fh = file->private_data;
856 struct cx8800_dev *dev = fh->dev;
857
858
859 if (res_check(fh, RESOURCE_OVERLAY)) {
860
861 res_free(dev,fh,RESOURCE_OVERLAY);
862 }
863
864
865 if (res_check(fh, RESOURCE_VIDEO)) {
866 videobuf_queue_cancel(&fh->vidq);
867 res_free(dev,fh,RESOURCE_VIDEO);
868 }
869 if (fh->vidq.read_buf) {
870 buffer_release(&fh->vidq,fh->vidq.read_buf);
871 kfree(fh->vidq.read_buf);
872 }
873
874
875 if (res_check(fh, RESOURCE_VBI)) {
876 videobuf_stop(&fh->vbiq);
877 res_free(dev,fh,RESOURCE_VBI);
878 }
879
880 videobuf_mmap_free(&fh->vidq);
881 videobuf_mmap_free(&fh->vbiq);
882
883 mutex_lock(&dev->core->lock);
884 v4l2_fh_del(&fh->fh);
885 v4l2_fh_exit(&fh->fh);
886 file->private_data = NULL;
887 kfree(fh);
888
889 dev->core->users--;
890 if (!dev->core->users)
891 call_all(dev->core, core, s_power, 0);
892 mutex_unlock(&dev->core->lock);
893
894 return 0;
895}
896
897static int
898video_mmap(struct file *file, struct vm_area_struct * vma)
899{
900 return videobuf_mmap_mapper(get_queue(file), vma);
901}
902
903
904
905
906static int cx8800_s_vid_ctrl(struct v4l2_ctrl *ctrl)
907{
908 struct cx88_core *core =
909 container_of(ctrl->handler, struct cx88_core, video_hdl);
910 const struct cx88_ctrl *cc = ctrl->priv;
911 u32 value, mask;
912
913 mask = cc->mask;
914 switch (ctrl->id) {
915 case V4L2_CID_SATURATION:
916
917
918 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
919
920 if (core->tvnorm & V4L2_STD_SECAM) {
921
922 value = value << 8 | value;
923 } else {
924
925 value = (value * 0x5a) / 0x7f << 8 | value;
926 }
927 mask = 0xffff;
928 break;
929 case V4L2_CID_SHARPNESS:
930
931 value = (ctrl->val < 1 ? 0 : ((ctrl->val + 3) << 7));
932
933 cx_andor(MO_FILTER_EVEN, mask, value);
934 break;
935 case V4L2_CID_CHROMA_AGC:
936 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
937 break;
938 default:
939 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
940 break;
941 }
942 dprintk(1, "set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
943 ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
944 mask, cc->sreg ? " [shadowed]" : "");
945 if (cc->sreg)
946 cx_sandor(cc->sreg, cc->reg, mask, value);
947 else
948 cx_andor(cc->reg, mask, value);
949 return 0;
950}
951
952static int cx8800_s_aud_ctrl(struct v4l2_ctrl *ctrl)
953{
954 struct cx88_core *core =
955 container_of(ctrl->handler, struct cx88_core, audio_hdl);
956 const struct cx88_ctrl *cc = ctrl->priv;
957 u32 value,mask;
958
959
960 if (core->sd_wm8775) {
961 switch (ctrl->id) {
962 case V4L2_CID_AUDIO_MUTE:
963 wm8775_s_ctrl(core, ctrl->id, ctrl->val);
964 break;
965 case V4L2_CID_AUDIO_VOLUME:
966 wm8775_s_ctrl(core, ctrl->id, (ctrl->val) ?
967 (0x90 + ctrl->val) << 8 : 0);
968 break;
969 case V4L2_CID_AUDIO_BALANCE:
970 wm8775_s_ctrl(core, ctrl->id, ctrl->val << 9);
971 break;
972 default:
973 break;
974 }
975 }
976
977 mask = cc->mask;
978 switch (ctrl->id) {
979 case V4L2_CID_AUDIO_BALANCE:
980 value = (ctrl->val < 0x40) ? (0x7f - ctrl->val) : (ctrl->val - 0x40);
981 break;
982 case V4L2_CID_AUDIO_VOLUME:
983 value = 0x3f - (ctrl->val & 0x3f);
984 break;
985 default:
986 value = ((ctrl->val - cc->off) << cc->shift) & cc->mask;
987 break;
988 }
989 dprintk(1,"set_control id=0x%X(%s) ctrl=0x%02x, reg=0x%02x val=0x%02x (mask 0x%02x)%s\n",
990 ctrl->id, ctrl->name, ctrl->val, cc->reg, value,
991 mask, cc->sreg ? " [shadowed]" : "");
992 if (cc->sreg)
993 cx_sandor(cc->sreg, cc->reg, mask, value);
994 else
995 cx_andor(cc->reg, mask, value);
996 return 0;
997}
998
999
1000
1001
1002static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
1003 struct v4l2_format *f)
1004{
1005 struct cx8800_fh *fh = priv;
1006 struct cx8800_dev *dev = fh->dev;
1007
1008 f->fmt.pix.width = dev->width;
1009 f->fmt.pix.height = dev->height;
1010 f->fmt.pix.field = fh->vidq.field;
1011 f->fmt.pix.pixelformat = dev->fmt->fourcc;
1012 f->fmt.pix.bytesperline =
1013 (f->fmt.pix.width * dev->fmt->depth) >> 3;
1014 f->fmt.pix.sizeimage =
1015 f->fmt.pix.height * f->fmt.pix.bytesperline;
1016 f->fmt.pix.colorspace = V4L2_COLORSPACE_SMPTE170M;
1017 return 0;
1018}
1019
1020static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
1021 struct v4l2_format *f)
1022{
1023 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1024 const struct cx8800_fmt *fmt;
1025 enum v4l2_field field;
1026 unsigned int maxw, maxh;
1027
1028 fmt = format_by_fourcc(f->fmt.pix.pixelformat);
1029 if (NULL == fmt)
1030 return -EINVAL;
1031
1032 field = f->fmt.pix.field;
1033 maxw = norm_maxw(core->tvnorm);
1034 maxh = norm_maxh(core->tvnorm);
1035
1036 if (V4L2_FIELD_ANY == field) {
1037 field = (f->fmt.pix.height > maxh/2)
1038 ? V4L2_FIELD_INTERLACED
1039 : V4L2_FIELD_BOTTOM;
1040 }
1041
1042 switch (field) {
1043 case V4L2_FIELD_TOP:
1044 case V4L2_FIELD_BOTTOM:
1045 maxh = maxh / 2;
1046 break;
1047 case V4L2_FIELD_INTERLACED:
1048 break;
1049 default:
1050 return -EINVAL;
1051 }
1052
1053 f->fmt.pix.field = field;
1054 v4l_bound_align_image(&f->fmt.pix.width, 48, maxw, 2,
1055 &f->fmt.pix.height, 32, maxh, 0, 0);
1056 f->fmt.pix.bytesperline =
1057 (f->fmt.pix.width * fmt->depth) >> 3;
1058 f->fmt.pix.sizeimage =
1059 f->fmt.pix.height * f->fmt.pix.bytesperline;
1060
1061 return 0;
1062}
1063
1064static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
1065 struct v4l2_format *f)
1066{
1067 struct cx8800_fh *fh = priv;
1068 struct cx8800_dev *dev = fh->dev;
1069 int err = vidioc_try_fmt_vid_cap (file,priv,f);
1070
1071 if (0 != err)
1072 return err;
1073 dev->fmt = format_by_fourcc(f->fmt.pix.pixelformat);
1074 dev->width = f->fmt.pix.width;
1075 dev->height = f->fmt.pix.height;
1076 fh->vidq.field = f->fmt.pix.field;
1077 return 0;
1078}
1079
1080void cx88_querycap(struct file *file, struct cx88_core *core,
1081 struct v4l2_capability *cap)
1082{
1083 struct video_device *vdev = video_devdata(file);
1084
1085 strlcpy(cap->card, core->board.name, sizeof(cap->card));
1086 cap->device_caps = V4L2_CAP_READWRITE | V4L2_CAP_STREAMING;
1087 if (UNSET != core->board.tuner_type)
1088 cap->device_caps |= V4L2_CAP_TUNER;
1089 switch (vdev->vfl_type) {
1090 case VFL_TYPE_RADIO:
1091 cap->device_caps = V4L2_CAP_RADIO | V4L2_CAP_TUNER;
1092 break;
1093 case VFL_TYPE_GRABBER:
1094 cap->device_caps |= V4L2_CAP_VIDEO_CAPTURE;
1095 break;
1096 case VFL_TYPE_VBI:
1097 cap->device_caps |= V4L2_CAP_VBI_CAPTURE;
1098 break;
1099 }
1100 cap->capabilities = cap->device_caps | V4L2_CAP_VIDEO_CAPTURE |
1101 V4L2_CAP_VBI_CAPTURE | V4L2_CAP_DEVICE_CAPS;
1102 if (core->board.radio.type == CX88_RADIO)
1103 cap->capabilities |= V4L2_CAP_RADIO;
1104}
1105EXPORT_SYMBOL(cx88_querycap);
1106
1107static int vidioc_querycap(struct file *file, void *priv,
1108 struct v4l2_capability *cap)
1109{
1110 struct cx8800_dev *dev = ((struct cx8800_fh *)priv)->dev;
1111 struct cx88_core *core = dev->core;
1112
1113 strcpy(cap->driver, "cx8800");
1114 sprintf(cap->bus_info, "PCI:%s", pci_name(dev->pci));
1115 cx88_querycap(file, core, cap);
1116 return 0;
1117}
1118
1119static int vidioc_enum_fmt_vid_cap (struct file *file, void *priv,
1120 struct v4l2_fmtdesc *f)
1121{
1122 if (unlikely(f->index >= ARRAY_SIZE(formats)))
1123 return -EINVAL;
1124
1125 strlcpy(f->description,formats[f->index].name,sizeof(f->description));
1126 f->pixelformat = formats[f->index].fourcc;
1127
1128 return 0;
1129}
1130
1131static int vidioc_reqbufs (struct file *file, void *priv, struct v4l2_requestbuffers *p)
1132{
1133 return videobuf_reqbufs(get_queue(file), p);
1134}
1135
1136static int vidioc_querybuf (struct file *file, void *priv, struct v4l2_buffer *p)
1137{
1138 return videobuf_querybuf(get_queue(file), p);
1139}
1140
1141static int vidioc_qbuf (struct file *file, void *priv, struct v4l2_buffer *p)
1142{
1143 return videobuf_qbuf(get_queue(file), p);
1144}
1145
1146static int vidioc_dqbuf (struct file *file, void *priv, struct v4l2_buffer *p)
1147{
1148 return videobuf_dqbuf(get_queue(file), p,
1149 file->f_flags & O_NONBLOCK);
1150}
1151
1152static int vidioc_streamon(struct file *file, void *priv, enum v4l2_buf_type i)
1153{
1154 struct video_device *vdev = video_devdata(file);
1155 struct cx8800_fh *fh = priv;
1156 struct cx8800_dev *dev = fh->dev;
1157
1158 if ((vdev->vfl_type == VFL_TYPE_GRABBER && i != V4L2_BUF_TYPE_VIDEO_CAPTURE) ||
1159 (vdev->vfl_type == VFL_TYPE_VBI && i != V4L2_BUF_TYPE_VBI_CAPTURE))
1160 return -EINVAL;
1161
1162 if (unlikely(!res_get(dev, fh, get_resource(file))))
1163 return -EBUSY;
1164 return videobuf_streamon(get_queue(file));
1165}
1166
1167static int vidioc_streamoff(struct file *file, void *priv, enum v4l2_buf_type i)
1168{
1169 struct video_device *vdev = video_devdata(file);
1170 struct cx8800_fh *fh = priv;
1171 struct cx8800_dev *dev = fh->dev;
1172 int err, res;
1173
1174 if ((vdev->vfl_type == VFL_TYPE_GRABBER && i != V4L2_BUF_TYPE_VIDEO_CAPTURE) ||
1175 (vdev->vfl_type == VFL_TYPE_VBI && i != V4L2_BUF_TYPE_VBI_CAPTURE))
1176 return -EINVAL;
1177
1178 res = get_resource(file);
1179 err = videobuf_streamoff(get_queue(file));
1180 if (err < 0)
1181 return err;
1182 res_free(dev,fh,res);
1183 return 0;
1184}
1185
1186static int vidioc_g_std(struct file *file, void *priv, v4l2_std_id *tvnorm)
1187{
1188 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1189
1190 *tvnorm = core->tvnorm;
1191 return 0;
1192}
1193
1194static int vidioc_s_std(struct file *file, void *priv, v4l2_std_id tvnorms)
1195{
1196 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1197
1198 mutex_lock(&core->lock);
1199 cx88_set_tvnorm(core, tvnorms);
1200 mutex_unlock(&core->lock);
1201
1202 return 0;
1203}
1204
1205
1206int cx88_enum_input (struct cx88_core *core,struct v4l2_input *i)
1207{
1208 static const char * const iname[] = {
1209 [ CX88_VMUX_COMPOSITE1 ] = "Composite1",
1210 [ CX88_VMUX_COMPOSITE2 ] = "Composite2",
1211 [ CX88_VMUX_COMPOSITE3 ] = "Composite3",
1212 [ CX88_VMUX_COMPOSITE4 ] = "Composite4",
1213 [ CX88_VMUX_SVIDEO ] = "S-Video",
1214 [ CX88_VMUX_TELEVISION ] = "Television",
1215 [ CX88_VMUX_CABLE ] = "Cable TV",
1216 [ CX88_VMUX_DVB ] = "DVB",
1217 [ CX88_VMUX_DEBUG ] = "for debug only",
1218 };
1219 unsigned int n = i->index;
1220
1221 if (n >= 4)
1222 return -EINVAL;
1223 if (0 == INPUT(n).type)
1224 return -EINVAL;
1225 i->type = V4L2_INPUT_TYPE_CAMERA;
1226 strcpy(i->name,iname[INPUT(n).type]);
1227 if ((CX88_VMUX_TELEVISION == INPUT(n).type) ||
1228 (CX88_VMUX_CABLE == INPUT(n).type)) {
1229 i->type = V4L2_INPUT_TYPE_TUNER;
1230 }
1231 i->std = CX88_NORMS;
1232 return 0;
1233}
1234EXPORT_SYMBOL(cx88_enum_input);
1235
1236static int vidioc_enum_input (struct file *file, void *priv,
1237 struct v4l2_input *i)
1238{
1239 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1240 return cx88_enum_input (core,i);
1241}
1242
1243static int vidioc_g_input (struct file *file, void *priv, unsigned int *i)
1244{
1245 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1246
1247 *i = core->input;
1248 return 0;
1249}
1250
1251static int vidioc_s_input (struct file *file, void *priv, unsigned int i)
1252{
1253 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1254
1255 if (i >= 4)
1256 return -EINVAL;
1257 if (0 == INPUT(i).type)
1258 return -EINVAL;
1259
1260 mutex_lock(&core->lock);
1261 cx88_newstation(core);
1262 cx88_video_mux(core,i);
1263 mutex_unlock(&core->lock);
1264 return 0;
1265}
1266
1267static int vidioc_g_tuner (struct file *file, void *priv,
1268 struct v4l2_tuner *t)
1269{
1270 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1271 u32 reg;
1272
1273 if (unlikely(UNSET == core->board.tuner_type))
1274 return -EINVAL;
1275 if (0 != t->index)
1276 return -EINVAL;
1277
1278 strcpy(t->name, "Television");
1279 t->capability = V4L2_TUNER_CAP_NORM;
1280 t->rangehigh = 0xffffffffUL;
1281 call_all(core, tuner, g_tuner, t);
1282
1283 cx88_get_stereo(core ,t);
1284 reg = cx_read(MO_DEVICE_STATUS);
1285 t->signal = (reg & (1<<5)) ? 0xffff : 0x0000;
1286 return 0;
1287}
1288
1289static int vidioc_s_tuner (struct file *file, void *priv,
1290 const struct v4l2_tuner *t)
1291{
1292 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1293
1294 if (UNSET == core->board.tuner_type)
1295 return -EINVAL;
1296 if (0 != t->index)
1297 return -EINVAL;
1298
1299 cx88_set_stereo(core, t->audmode, 1);
1300 return 0;
1301}
1302
1303static int vidioc_g_frequency (struct file *file, void *priv,
1304 struct v4l2_frequency *f)
1305{
1306 struct cx8800_fh *fh = priv;
1307 struct cx88_core *core = fh->dev->core;
1308
1309 if (unlikely(UNSET == core->board.tuner_type))
1310 return -EINVAL;
1311 if (f->tuner)
1312 return -EINVAL;
1313
1314 f->frequency = core->freq;
1315
1316 call_all(core, tuner, g_frequency, f);
1317
1318 return 0;
1319}
1320
1321int cx88_set_freq (struct cx88_core *core,
1322 const struct v4l2_frequency *f)
1323{
1324 struct v4l2_frequency new_freq = *f;
1325
1326 if (unlikely(UNSET == core->board.tuner_type))
1327 return -EINVAL;
1328 if (unlikely(f->tuner != 0))
1329 return -EINVAL;
1330
1331 mutex_lock(&core->lock);
1332 cx88_newstation(core);
1333 call_all(core, tuner, s_frequency, f);
1334 call_all(core, tuner, g_frequency, &new_freq);
1335 core->freq = new_freq.frequency;
1336
1337
1338 msleep (10);
1339 cx88_set_tvaudio(core);
1340
1341 mutex_unlock(&core->lock);
1342
1343 return 0;
1344}
1345EXPORT_SYMBOL(cx88_set_freq);
1346
1347static int vidioc_s_frequency (struct file *file, void *priv,
1348 const struct v4l2_frequency *f)
1349{
1350 struct cx8800_fh *fh = priv;
1351 struct cx88_core *core = fh->dev->core;
1352
1353 return cx88_set_freq(core, f);
1354}
1355
1356static int vidioc_g_chip_ident(struct file *file, void *priv,
1357 struct v4l2_dbg_chip_ident *chip)
1358{
1359 if (!v4l2_chip_match_host(&chip->match))
1360 return -EINVAL;
1361 chip->revision = 0;
1362 chip->ident = V4L2_IDENT_UNKNOWN;
1363 return 0;
1364}
1365
1366#ifdef CONFIG_VIDEO_ADV_DEBUG
1367static int vidioc_g_register (struct file *file, void *fh,
1368 struct v4l2_dbg_register *reg)
1369{
1370 struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
1371
1372 if (!v4l2_chip_match_host(®->match))
1373 return -EINVAL;
1374
1375 reg->val = cx_read(reg->reg & 0xffffff);
1376 reg->size = 4;
1377 return 0;
1378}
1379
1380static int vidioc_s_register (struct file *file, void *fh,
1381 const struct v4l2_dbg_register *reg)
1382{
1383 struct cx88_core *core = ((struct cx8800_fh*)fh)->dev->core;
1384
1385 if (!v4l2_chip_match_host(®->match))
1386 return -EINVAL;
1387 cx_write(reg->reg & 0xffffff, reg->val);
1388 return 0;
1389}
1390#endif
1391
1392
1393
1394
1395
1396static int radio_g_tuner (struct file *file, void *priv,
1397 struct v4l2_tuner *t)
1398{
1399 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1400
1401 if (unlikely(t->index > 0))
1402 return -EINVAL;
1403
1404 strcpy(t->name, "Radio");
1405
1406 call_all(core, tuner, g_tuner, t);
1407 return 0;
1408}
1409
1410static int radio_s_tuner (struct file *file, void *priv,
1411 const struct v4l2_tuner *t)
1412{
1413 struct cx88_core *core = ((struct cx8800_fh *)priv)->dev->core;
1414
1415 if (0 != t->index)
1416 return -EINVAL;
1417
1418 call_all(core, tuner, s_tuner, t);
1419 return 0;
1420}
1421
1422
1423
1424static void cx8800_vid_timeout(unsigned long data)
1425{
1426 struct cx8800_dev *dev = (struct cx8800_dev*)data;
1427 struct cx88_core *core = dev->core;
1428 struct cx88_dmaqueue *q = &dev->vidq;
1429 struct cx88_buffer *buf;
1430 unsigned long flags;
1431
1432 cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
1433
1434 cx_clear(MO_VID_DMACNTRL, 0x11);
1435 cx_clear(VID_CAPTURE_CONTROL, 0x06);
1436
1437 spin_lock_irqsave(&dev->slock,flags);
1438 while (!list_empty(&q->active)) {
1439 buf = list_entry(q->active.next, struct cx88_buffer, vb.queue);
1440 list_del(&buf->vb.queue);
1441 buf->vb.state = VIDEOBUF_ERROR;
1442 wake_up(&buf->vb.done);
1443 printk("%s/0: [%p/%d] timeout - dma=0x%08lx\n", core->name,
1444 buf, buf->vb.i, (unsigned long)buf->risc.dma);
1445 }
1446 restart_video_queue(dev,q);
1447 spin_unlock_irqrestore(&dev->slock,flags);
1448}
1449
1450static const char *cx88_vid_irqs[32] = {
1451 "y_risci1", "u_risci1", "v_risci1", "vbi_risc1",
1452 "y_risci2", "u_risci2", "v_risci2", "vbi_risc2",
1453 "y_oflow", "u_oflow", "v_oflow", "vbi_oflow",
1454 "y_sync", "u_sync", "v_sync", "vbi_sync",
1455 "opc_err", "par_err", "rip_err", "pci_abort",
1456};
1457
1458static void cx8800_vid_irq(struct cx8800_dev *dev)
1459{
1460 struct cx88_core *core = dev->core;
1461 u32 status, mask, count;
1462
1463 status = cx_read(MO_VID_INTSTAT);
1464 mask = cx_read(MO_VID_INTMSK);
1465 if (0 == (status & mask))
1466 return;
1467 cx_write(MO_VID_INTSTAT, status);
1468 if (irq_debug || (status & mask & ~0xff))
1469 cx88_print_irqbits(core->name, "irq vid",
1470 cx88_vid_irqs, ARRAY_SIZE(cx88_vid_irqs),
1471 status, mask);
1472
1473
1474 if (status & (1 << 16)) {
1475 printk(KERN_WARNING "%s/0: video risc op code error\n",core->name);
1476 cx_clear(MO_VID_DMACNTRL, 0x11);
1477 cx_clear(VID_CAPTURE_CONTROL, 0x06);
1478 cx88_sram_channel_dump(core, &cx88_sram_channels[SRAM_CH21]);
1479 }
1480
1481
1482 if (status & 0x01) {
1483 spin_lock(&dev->slock);
1484 count = cx_read(MO_VIDY_GPCNT);
1485 cx88_wakeup(core, &dev->vidq, count);
1486 spin_unlock(&dev->slock);
1487 }
1488
1489
1490 if (status & 0x08) {
1491 spin_lock(&dev->slock);
1492 count = cx_read(MO_VBI_GPCNT);
1493 cx88_wakeup(core, &dev->vbiq, count);
1494 spin_unlock(&dev->slock);
1495 }
1496
1497
1498 if (status & 0x10) {
1499 dprintk(2,"stopper video\n");
1500 spin_lock(&dev->slock);
1501 restart_video_queue(dev,&dev->vidq);
1502 spin_unlock(&dev->slock);
1503 }
1504
1505
1506 if (status & 0x80) {
1507 dprintk(2,"stopper vbi\n");
1508 spin_lock(&dev->slock);
1509 cx8800_restart_vbi_queue(dev,&dev->vbiq);
1510 spin_unlock(&dev->slock);
1511 }
1512}
1513
1514static irqreturn_t cx8800_irq(int irq, void *dev_id)
1515{
1516 struct cx8800_dev *dev = dev_id;
1517 struct cx88_core *core = dev->core;
1518 u32 status;
1519 int loop, handled = 0;
1520
1521 for (loop = 0; loop < 10; loop++) {
1522 status = cx_read(MO_PCI_INTSTAT) &
1523 (core->pci_irqmask | PCI_INT_VIDINT);
1524 if (0 == status)
1525 goto out;
1526 cx_write(MO_PCI_INTSTAT, status);
1527 handled = 1;
1528
1529 if (status & core->pci_irqmask)
1530 cx88_core_irq(core,status);
1531 if (status & PCI_INT_VIDINT)
1532 cx8800_vid_irq(dev);
1533 }
1534 if (10 == loop) {
1535 printk(KERN_WARNING "%s/0: irq loop -- clearing mask\n",
1536 core->name);
1537 cx_write(MO_PCI_INTMSK,0);
1538 }
1539
1540 out:
1541 return IRQ_RETVAL(handled);
1542}
1543
1544
1545
1546
1547static const struct v4l2_file_operations video_fops =
1548{
1549 .owner = THIS_MODULE,
1550 .open = video_open,
1551 .release = video_release,
1552 .read = video_read,
1553 .poll = video_poll,
1554 .mmap = video_mmap,
1555 .unlocked_ioctl = video_ioctl2,
1556};
1557
1558static const struct v4l2_ioctl_ops video_ioctl_ops = {
1559 .vidioc_querycap = vidioc_querycap,
1560 .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
1561 .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
1562 .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
1563 .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
1564 .vidioc_reqbufs = vidioc_reqbufs,
1565 .vidioc_querybuf = vidioc_querybuf,
1566 .vidioc_qbuf = vidioc_qbuf,
1567 .vidioc_dqbuf = vidioc_dqbuf,
1568 .vidioc_g_std = vidioc_g_std,
1569 .vidioc_s_std = vidioc_s_std,
1570 .vidioc_enum_input = vidioc_enum_input,
1571 .vidioc_g_input = vidioc_g_input,
1572 .vidioc_s_input = vidioc_s_input,
1573 .vidioc_streamon = vidioc_streamon,
1574 .vidioc_streamoff = vidioc_streamoff,
1575 .vidioc_g_tuner = vidioc_g_tuner,
1576 .vidioc_s_tuner = vidioc_s_tuner,
1577 .vidioc_g_frequency = vidioc_g_frequency,
1578 .vidioc_s_frequency = vidioc_s_frequency,
1579 .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
1580 .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
1581 .vidioc_g_chip_ident = vidioc_g_chip_ident,
1582#ifdef CONFIG_VIDEO_ADV_DEBUG
1583 .vidioc_g_register = vidioc_g_register,
1584 .vidioc_s_register = vidioc_s_register,
1585#endif
1586};
1587
1588static const struct video_device cx8800_video_template = {
1589 .name = "cx8800-video",
1590 .fops = &video_fops,
1591 .ioctl_ops = &video_ioctl_ops,
1592 .tvnorms = CX88_NORMS,
1593};
1594
1595static const struct v4l2_ioctl_ops vbi_ioctl_ops = {
1596 .vidioc_querycap = vidioc_querycap,
1597 .vidioc_g_fmt_vbi_cap = cx8800_vbi_fmt,
1598 .vidioc_try_fmt_vbi_cap = cx8800_vbi_fmt,
1599 .vidioc_s_fmt_vbi_cap = cx8800_vbi_fmt,
1600 .vidioc_reqbufs = vidioc_reqbufs,
1601 .vidioc_querybuf = vidioc_querybuf,
1602 .vidioc_qbuf = vidioc_qbuf,
1603 .vidioc_dqbuf = vidioc_dqbuf,
1604 .vidioc_g_std = vidioc_g_std,
1605 .vidioc_s_std = vidioc_s_std,
1606 .vidioc_enum_input = vidioc_enum_input,
1607 .vidioc_g_input = vidioc_g_input,
1608 .vidioc_s_input = vidioc_s_input,
1609 .vidioc_streamon = vidioc_streamon,
1610 .vidioc_streamoff = vidioc_streamoff,
1611 .vidioc_g_tuner = vidioc_g_tuner,
1612 .vidioc_s_tuner = vidioc_s_tuner,
1613 .vidioc_g_frequency = vidioc_g_frequency,
1614 .vidioc_s_frequency = vidioc_s_frequency,
1615 .vidioc_g_chip_ident = vidioc_g_chip_ident,
1616#ifdef CONFIG_VIDEO_ADV_DEBUG
1617 .vidioc_g_register = vidioc_g_register,
1618 .vidioc_s_register = vidioc_s_register,
1619#endif
1620};
1621
1622static const struct video_device cx8800_vbi_template = {
1623 .name = "cx8800-vbi",
1624 .fops = &video_fops,
1625 .ioctl_ops = &vbi_ioctl_ops,
1626 .tvnorms = CX88_NORMS,
1627};
1628
1629static const struct v4l2_file_operations radio_fops =
1630{
1631 .owner = THIS_MODULE,
1632 .open = video_open,
1633 .poll = v4l2_ctrl_poll,
1634 .release = video_release,
1635 .unlocked_ioctl = video_ioctl2,
1636};
1637
1638static const struct v4l2_ioctl_ops radio_ioctl_ops = {
1639 .vidioc_querycap = vidioc_querycap,
1640 .vidioc_g_tuner = radio_g_tuner,
1641 .vidioc_s_tuner = radio_s_tuner,
1642 .vidioc_g_frequency = vidioc_g_frequency,
1643 .vidioc_s_frequency = vidioc_s_frequency,
1644 .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
1645 .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
1646 .vidioc_g_chip_ident = vidioc_g_chip_ident,
1647#ifdef CONFIG_VIDEO_ADV_DEBUG
1648 .vidioc_g_register = vidioc_g_register,
1649 .vidioc_s_register = vidioc_s_register,
1650#endif
1651};
1652
1653static const struct video_device cx8800_radio_template = {
1654 .name = "cx8800-radio",
1655 .fops = &radio_fops,
1656 .ioctl_ops = &radio_ioctl_ops,
1657};
1658
1659static const struct v4l2_ctrl_ops cx8800_ctrl_vid_ops = {
1660 .s_ctrl = cx8800_s_vid_ctrl,
1661};
1662
1663static const struct v4l2_ctrl_ops cx8800_ctrl_aud_ops = {
1664 .s_ctrl = cx8800_s_aud_ctrl,
1665};
1666
1667
1668
1669static void cx8800_unregister_video(struct cx8800_dev *dev)
1670{
1671 if (dev->radio_dev) {
1672 if (video_is_registered(dev->radio_dev))
1673 video_unregister_device(dev->radio_dev);
1674 else
1675 video_device_release(dev->radio_dev);
1676 dev->radio_dev = NULL;
1677 }
1678 if (dev->vbi_dev) {
1679 if (video_is_registered(dev->vbi_dev))
1680 video_unregister_device(dev->vbi_dev);
1681 else
1682 video_device_release(dev->vbi_dev);
1683 dev->vbi_dev = NULL;
1684 }
1685 if (dev->video_dev) {
1686 if (video_is_registered(dev->video_dev))
1687 video_unregister_device(dev->video_dev);
1688 else
1689 video_device_release(dev->video_dev);
1690 dev->video_dev = NULL;
1691 }
1692}
1693
1694static int cx8800_initdev(struct pci_dev *pci_dev,
1695 const struct pci_device_id *pci_id)
1696{
1697 struct cx8800_dev *dev;
1698 struct cx88_core *core;
1699 int err;
1700 int i;
1701
1702 dev = kzalloc(sizeof(*dev),GFP_KERNEL);
1703 if (NULL == dev)
1704 return -ENOMEM;
1705
1706
1707 dev->pci = pci_dev;
1708 if (pci_enable_device(pci_dev)) {
1709 err = -EIO;
1710 goto fail_free;
1711 }
1712 core = cx88_core_get(dev->pci);
1713 if (NULL == core) {
1714 err = -EINVAL;
1715 goto fail_free;
1716 }
1717 dev->core = core;
1718
1719
1720 dev->pci_rev = pci_dev->revision;
1721 pci_read_config_byte(pci_dev, PCI_LATENCY_TIMER, &dev->pci_lat);
1722 printk(KERN_INFO "%s/0: found at %s, rev: %d, irq: %d, "
1723 "latency: %d, mmio: 0x%llx\n", core->name,
1724 pci_name(pci_dev), dev->pci_rev, pci_dev->irq,
1725 dev->pci_lat,(unsigned long long)pci_resource_start(pci_dev,0));
1726
1727 pci_set_master(pci_dev);
1728 if (!pci_dma_supported(pci_dev,DMA_BIT_MASK(32))) {
1729 printk("%s/0: Oops: no 32bit PCI DMA ???\n",core->name);
1730 err = -EIO;
1731 goto fail_core;
1732 }
1733
1734
1735 spin_lock_init(&dev->slock);
1736 core->tvnorm = V4L2_STD_NTSC_M;
1737
1738
1739 INIT_LIST_HEAD(&dev->vidq.active);
1740 INIT_LIST_HEAD(&dev->vidq.queued);
1741 dev->vidq.timeout.function = cx8800_vid_timeout;
1742 dev->vidq.timeout.data = (unsigned long)dev;
1743 init_timer(&dev->vidq.timeout);
1744 cx88_risc_stopper(dev->pci,&dev->vidq.stopper,
1745 MO_VID_DMACNTRL,0x11,0x00);
1746
1747
1748 INIT_LIST_HEAD(&dev->vbiq.active);
1749 INIT_LIST_HEAD(&dev->vbiq.queued);
1750 dev->vbiq.timeout.function = cx8800_vbi_timeout;
1751 dev->vbiq.timeout.data = (unsigned long)dev;
1752 init_timer(&dev->vbiq.timeout);
1753 cx88_risc_stopper(dev->pci,&dev->vbiq.stopper,
1754 MO_VID_DMACNTRL,0x88,0x00);
1755
1756
1757 err = request_irq(pci_dev->irq, cx8800_irq,
1758 IRQF_SHARED | IRQF_DISABLED, core->name, dev);
1759 if (err < 0) {
1760 printk(KERN_ERR "%s/0: can't get IRQ %d\n",
1761 core->name,pci_dev->irq);
1762 goto fail_core;
1763 }
1764 cx_set(MO_PCI_INTMSK, core->pci_irqmask);
1765
1766 for (i = 0; i < CX8800_AUD_CTLS; i++) {
1767 const struct cx88_ctrl *cc = &cx8800_aud_ctls[i];
1768 struct v4l2_ctrl *vc;
1769
1770 vc = v4l2_ctrl_new_std(&core->audio_hdl, &cx8800_ctrl_aud_ops,
1771 cc->id, cc->minimum, cc->maximum, cc->step, cc->default_value);
1772 if (vc == NULL) {
1773 err = core->audio_hdl.error;
1774 goto fail_core;
1775 }
1776 vc->priv = (void *)cc;
1777 }
1778
1779 for (i = 0; i < CX8800_VID_CTLS; i++) {
1780 const struct cx88_ctrl *cc = &cx8800_vid_ctls[i];
1781 struct v4l2_ctrl *vc;
1782
1783 vc = v4l2_ctrl_new_std(&core->video_hdl, &cx8800_ctrl_vid_ops,
1784 cc->id, cc->minimum, cc->maximum, cc->step, cc->default_value);
1785 if (vc == NULL) {
1786 err = core->video_hdl.error;
1787 goto fail_core;
1788 }
1789 vc->priv = (void *)cc;
1790 if (vc->id == V4L2_CID_CHROMA_AGC)
1791 core->chroma_agc = vc;
1792 }
1793 v4l2_ctrl_add_handler(&core->video_hdl, &core->audio_hdl, NULL);
1794
1795
1796
1797 if (core->board.audio_chip == V4L2_IDENT_WM8775) {
1798 struct i2c_board_info wm8775_info = {
1799 .type = "wm8775",
1800 .addr = 0x36 >> 1,
1801 .platform_data = &core->wm8775_data,
1802 };
1803 struct v4l2_subdev *sd;
1804
1805 if (core->boardnr == CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1)
1806 core->wm8775_data.is_nova_s = true;
1807 else
1808 core->wm8775_data.is_nova_s = false;
1809
1810 sd = v4l2_i2c_new_subdev_board(&core->v4l2_dev, &core->i2c_adap,
1811 &wm8775_info, NULL);
1812 if (sd != NULL) {
1813 core->sd_wm8775 = sd;
1814 sd->grp_id = WM8775_GID;
1815 }
1816 }
1817
1818 if (core->board.audio_chip == V4L2_IDENT_TVAUDIO) {
1819
1820
1821 v4l2_i2c_new_subdev(&core->v4l2_dev, &core->i2c_adap,
1822 "tvaudio", 0, I2C_ADDRS(0xb0 >> 1));
1823 }
1824
1825 switch (core->boardnr) {
1826 case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
1827 case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD: {
1828 static const struct i2c_board_info rtc_info = {
1829 I2C_BOARD_INFO("isl1208", 0x6f)
1830 };
1831
1832 request_module("rtc-isl1208");
1833 core->i2c_rtc = i2c_new_device(&core->i2c_adap, &rtc_info);
1834 }
1835
1836 case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
1837 request_module("ir-kbd-i2c");
1838 }
1839
1840
1841 pci_set_drvdata(pci_dev, dev);
1842
1843 dev->width = 320;
1844 dev->height = 240;
1845 dev->fmt = format_by_fourcc(V4L2_PIX_FMT_BGR24);
1846
1847
1848 mutex_lock(&core->lock);
1849 cx88_set_tvnorm(core, core->tvnorm);
1850 v4l2_ctrl_handler_setup(&core->video_hdl);
1851 v4l2_ctrl_handler_setup(&core->audio_hdl);
1852 cx88_video_mux(core, 0);
1853
1854
1855 dev->video_dev = cx88_vdev_init(core,dev->pci,
1856 &cx8800_video_template,"video");
1857 video_set_drvdata(dev->video_dev, dev);
1858 dev->video_dev->ctrl_handler = &core->video_hdl;
1859 err = video_register_device(dev->video_dev,VFL_TYPE_GRABBER,
1860 video_nr[core->nr]);
1861 if (err < 0) {
1862 printk(KERN_ERR "%s/0: can't register video device\n",
1863 core->name);
1864 goto fail_unreg;
1865 }
1866 printk(KERN_INFO "%s/0: registered device %s [v4l2]\n",
1867 core->name, video_device_node_name(dev->video_dev));
1868
1869 dev->vbi_dev = cx88_vdev_init(core,dev->pci,&cx8800_vbi_template,"vbi");
1870 video_set_drvdata(dev->vbi_dev, dev);
1871 err = video_register_device(dev->vbi_dev,VFL_TYPE_VBI,
1872 vbi_nr[core->nr]);
1873 if (err < 0) {
1874 printk(KERN_ERR "%s/0: can't register vbi device\n",
1875 core->name);
1876 goto fail_unreg;
1877 }
1878 printk(KERN_INFO "%s/0: registered device %s\n",
1879 core->name, video_device_node_name(dev->vbi_dev));
1880
1881 if (core->board.radio.type == CX88_RADIO) {
1882 dev->radio_dev = cx88_vdev_init(core,dev->pci,
1883 &cx8800_radio_template,"radio");
1884 video_set_drvdata(dev->radio_dev, dev);
1885 dev->radio_dev->ctrl_handler = &core->audio_hdl;
1886 err = video_register_device(dev->radio_dev,VFL_TYPE_RADIO,
1887 radio_nr[core->nr]);
1888 if (err < 0) {
1889 printk(KERN_ERR "%s/0: can't register radio device\n",
1890 core->name);
1891 goto fail_unreg;
1892 }
1893 printk(KERN_INFO "%s/0: registered device %s\n",
1894 core->name, video_device_node_name(dev->radio_dev));
1895 }
1896
1897
1898 if (core->board.tuner_type != TUNER_ABSENT) {
1899 core->kthread = kthread_run(cx88_audio_thread, core, "cx88 tvaudio");
1900 if (IS_ERR(core->kthread)) {
1901 err = PTR_ERR(core->kthread);
1902 printk(KERN_ERR "%s/0: failed to create cx88 audio thread, err=%d\n",
1903 core->name, err);
1904 }
1905 }
1906 mutex_unlock(&core->lock);
1907
1908 return 0;
1909
1910fail_unreg:
1911 cx8800_unregister_video(dev);
1912 free_irq(pci_dev->irq, dev);
1913 mutex_unlock(&core->lock);
1914fail_core:
1915 cx88_core_put(core,dev->pci);
1916fail_free:
1917 kfree(dev);
1918 return err;
1919}
1920
1921static void cx8800_finidev(struct pci_dev *pci_dev)
1922{
1923 struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
1924 struct cx88_core *core = dev->core;
1925
1926
1927 if (core->kthread) {
1928 kthread_stop(core->kthread);
1929 core->kthread = NULL;
1930 }
1931
1932 if (core->ir)
1933 cx88_ir_stop(core);
1934
1935 cx88_shutdown(core);
1936 pci_disable_device(pci_dev);
1937
1938
1939
1940 free_irq(pci_dev->irq, dev);
1941 cx8800_unregister_video(dev);
1942 pci_set_drvdata(pci_dev, NULL);
1943
1944
1945 btcx_riscmem_free(dev->pci,&dev->vidq.stopper);
1946 cx88_core_put(core,dev->pci);
1947 kfree(dev);
1948}
1949
1950#ifdef CONFIG_PM
1951static int cx8800_suspend(struct pci_dev *pci_dev, pm_message_t state)
1952{
1953 struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
1954 struct cx88_core *core = dev->core;
1955 unsigned long flags;
1956
1957
1958 spin_lock_irqsave(&dev->slock, flags);
1959 if (!list_empty(&dev->vidq.active)) {
1960 printk("%s/0: suspend video\n", core->name);
1961 stop_video_dma(dev);
1962 del_timer(&dev->vidq.timeout);
1963 }
1964 if (!list_empty(&dev->vbiq.active)) {
1965 printk("%s/0: suspend vbi\n", core->name);
1966 cx8800_stop_vbi_dma(dev);
1967 del_timer(&dev->vbiq.timeout);
1968 }
1969 spin_unlock_irqrestore(&dev->slock, flags);
1970
1971 if (core->ir)
1972 cx88_ir_stop(core);
1973
1974 cx88_shutdown(core);
1975
1976 pci_save_state(pci_dev);
1977 if (0 != pci_set_power_state(pci_dev, pci_choose_state(pci_dev, state))) {
1978 pci_disable_device(pci_dev);
1979 dev->state.disabled = 1;
1980 }
1981 return 0;
1982}
1983
1984static int cx8800_resume(struct pci_dev *pci_dev)
1985{
1986 struct cx8800_dev *dev = pci_get_drvdata(pci_dev);
1987 struct cx88_core *core = dev->core;
1988 unsigned long flags;
1989 int err;
1990
1991 if (dev->state.disabled) {
1992 err=pci_enable_device(pci_dev);
1993 if (err) {
1994 printk(KERN_ERR "%s/0: can't enable device\n",
1995 core->name);
1996 return err;
1997 }
1998
1999 dev->state.disabled = 0;
2000 }
2001 err= pci_set_power_state(pci_dev, PCI_D0);
2002 if (err) {
2003 printk(KERN_ERR "%s/0: can't set power state\n", core->name);
2004 pci_disable_device(pci_dev);
2005 dev->state.disabled = 1;
2006
2007 return err;
2008 }
2009 pci_restore_state(pci_dev);
2010
2011
2012 cx88_reset(core);
2013 if (core->ir)
2014 cx88_ir_start(core);
2015
2016 cx_set(MO_PCI_INTMSK, core->pci_irqmask);
2017
2018
2019 spin_lock_irqsave(&dev->slock, flags);
2020 if (!list_empty(&dev->vidq.active)) {
2021 printk("%s/0: resume video\n", core->name);
2022 restart_video_queue(dev,&dev->vidq);
2023 }
2024 if (!list_empty(&dev->vbiq.active)) {
2025 printk("%s/0: resume vbi\n", core->name);
2026 cx8800_restart_vbi_queue(dev,&dev->vbiq);
2027 }
2028 spin_unlock_irqrestore(&dev->slock, flags);
2029
2030 return 0;
2031}
2032#endif
2033
2034
2035
2036static const struct pci_device_id cx8800_pci_tbl[] = {
2037 {
2038 .vendor = 0x14f1,
2039 .device = 0x8800,
2040 .subvendor = PCI_ANY_ID,
2041 .subdevice = PCI_ANY_ID,
2042 },{
2043
2044 }
2045};
2046MODULE_DEVICE_TABLE(pci, cx8800_pci_tbl);
2047
2048static struct pci_driver cx8800_pci_driver = {
2049 .name = "cx8800",
2050 .id_table = cx8800_pci_tbl,
2051 .probe = cx8800_initdev,
2052 .remove = cx8800_finidev,
2053#ifdef CONFIG_PM
2054 .suspend = cx8800_suspend,
2055 .resume = cx8800_resume,
2056#endif
2057};
2058
2059static int __init cx8800_init(void)
2060{
2061 printk(KERN_INFO "cx88/0: cx2388x v4l2 driver version %s loaded\n",
2062 CX88_VERSION);
2063 return pci_register_driver(&cx8800_pci_driver);
2064}
2065
2066static void __exit cx8800_fini(void)
2067{
2068 pci_unregister_driver(&cx8800_pci_driver);
2069}
2070
2071module_init(cx8800_init);
2072module_exit(cx8800_fini);
2073
