1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#include <linux/module.h>
28#include <linux/kernel.h>
29#include <linux/cache.h>
30#include <linux/cpumask.h>
31#include <linux/netdevice.h>
32#include <linux/init.h>
33#include <linux/etherdevice.h>
34#include <linux/ip.h>
35#include <linux/string.h>
36#include <linux/prefetch.h>
37#include <linux/ratelimit.h>
38#include <linux/smp.h>
39#include <linux/interrupt.h>
40#include <net/dst.h>
41#ifdef CONFIG_XFRM
42#include <linux/xfrm.h>
43#include <net/xfrm.h>
44#endif
45
46#include <linux/atomic.h>
47
48#include <asm/octeon/octeon.h>
49
50#include "ethernet-defines.h"
51#include "ethernet-mem.h"
52#include "ethernet-rx.h"
53#include "octeon-ethernet.h"
54#include "ethernet-util.h"
55
56#include <asm/octeon/cvmx-helper.h>
57#include <asm/octeon/cvmx-wqe.h>
58#include <asm/octeon/cvmx-fau.h>
59#include <asm/octeon/cvmx-pow.h>
60#include <asm/octeon/cvmx-pip.h>
61#include <asm/octeon/cvmx-scratch.h>
62
63#include <asm/octeon/cvmx-gmxx-defs.h>
64
65struct cvm_napi_wrapper {
66 struct napi_struct napi;
67} ____cacheline_aligned_in_smp;
68
69static struct cvm_napi_wrapper cvm_oct_napi[NR_CPUS] __cacheline_aligned_in_smp;
70
71struct cvm_oct_core_state {
72 int baseline_cores;
73
74
75
76
77 atomic_t available_cores;
78 cpumask_t cpu_state;
79} ____cacheline_aligned_in_smp;
80
81static struct cvm_oct_core_state core_state __cacheline_aligned_in_smp;
82
83static void cvm_oct_enable_napi(void *_)
84{
85 int cpu = smp_processor_id();
86 napi_schedule(&cvm_oct_napi[cpu].napi);
87}
88
89static void cvm_oct_enable_one_cpu(void)
90{
91 int v;
92 int cpu;
93
94
95 v = atomic_sub_if_positive(1, &core_state.available_cores);
96 if (v < 0)
97 return;
98
99
100 for_each_online_cpu(cpu) {
101 if (!cpu_test_and_set(cpu, core_state.cpu_state)) {
102 v = smp_call_function_single(cpu, cvm_oct_enable_napi,
103 NULL, 0);
104 if (v)
105 panic("Can't enable NAPI.");
106 break;
107 }
108 }
109}
110
111static void cvm_oct_no_more_work(void)
112{
113 int cpu = smp_processor_id();
114
115
116
117
118
119 if (cpu == 0) {
120 enable_irq(OCTEON_IRQ_WORKQ0 + pow_receive_group);
121 return;
122 }
123
124 cpu_clear(cpu, core_state.cpu_state);
125 atomic_add(1, &core_state.available_cores);
126}
127
128
129
130
131
132
133
134static irqreturn_t cvm_oct_do_interrupt(int cpl, void *dev_id)
135{
136
137 disable_irq_nosync(OCTEON_IRQ_WORKQ0 + pow_receive_group);
138 cvm_oct_enable_napi(NULL);
139
140 return IRQ_HANDLED;
141}
142
143
144
145
146
147
148
149static inline int cvm_oct_check_rcv_error(cvmx_wqe_t *work)
150{
151 if ((work->word2.snoip.err_code == 10) && (work->len <= 64)) {
152
153
154
155
156
157
158 } else
159 if (USE_10MBPS_PREAMBLE_WORKAROUND
160 && ((work->word2.snoip.err_code == 5)
161 || (work->word2.snoip.err_code == 7))) {
162
163
164
165
166
167
168
169
170
171 int interface = cvmx_helper_get_interface_num(work->ipprt);
172 int index = cvmx_helper_get_interface_index_num(work->ipprt);
173 union cvmx_gmxx_rxx_frm_ctl gmxx_rxx_frm_ctl;
174 gmxx_rxx_frm_ctl.u64 =
175 cvmx_read_csr(CVMX_GMXX_RXX_FRM_CTL(index, interface));
176 if (gmxx_rxx_frm_ctl.s.pre_chk == 0) {
177
178 uint8_t *ptr =
179 cvmx_phys_to_ptr(work->packet_ptr.s.addr);
180 int i = 0;
181
182 while (i < work->len - 1) {
183 if (*ptr != 0x55)
184 break;
185 ptr++;
186 i++;
187 }
188
189 if (*ptr == 0xd5) {
190
191
192
193 work->packet_ptr.s.addr += i + 1;
194 work->len -= i + 5;
195 } else if ((*ptr & 0xf) == 0xd) {
196
197
198
199 work->packet_ptr.s.addr += i;
200 work->len -= i + 4;
201 for (i = 0; i < work->len; i++) {
202 *ptr =
203 ((*ptr & 0xf0) >> 4) |
204 ((*(ptr + 1) & 0xf) << 4);
205 ptr++;
206 }
207 } else {
208 printk_ratelimited("Port %d unknown preamble, packet "
209 "dropped\n",
210 work->ipprt);
211
212
213
214 cvm_oct_free_work(work);
215 return 1;
216 }
217 }
218 } else {
219 printk_ratelimited("Port %d receive error code %d, packet dropped\n",
220 work->ipprt, work->word2.snoip.err_code);
221 cvm_oct_free_work(work);
222 return 1;
223 }
224
225 return 0;
226}
227
228
229
230
231
232
233
234
235static int cvm_oct_napi_poll(struct napi_struct *napi, int budget)
236{
237 const int coreid = cvmx_get_core_num();
238 uint64_t old_group_mask;
239 uint64_t old_scratch;
240 int rx_count = 0;
241 int did_work_request = 0;
242 int packet_not_copied;
243
244
245 prefetch(cvm_oct_device);
246
247 if (USE_ASYNC_IOBDMA) {
248
249 CVMX_SYNCIOBDMA;
250 old_scratch = cvmx_scratch_read64(CVMX_SCR_SCRATCH);
251 }
252
253
254 old_group_mask = cvmx_read_csr(CVMX_POW_PP_GRP_MSKX(coreid));
255 cvmx_write_csr(CVMX_POW_PP_GRP_MSKX(coreid),
256 (old_group_mask & ~0xFFFFull) | 1 << pow_receive_group);
257
258 if (USE_ASYNC_IOBDMA) {
259 cvmx_pow_work_request_async(CVMX_SCR_SCRATCH, CVMX_POW_NO_WAIT);
260 did_work_request = 1;
261 }
262
263 while (rx_count < budget) {
264 struct sk_buff *skb = NULL;
265 struct sk_buff **pskb = NULL;
266 int skb_in_hw;
267 cvmx_wqe_t *work;
268
269 if (USE_ASYNC_IOBDMA && did_work_request)
270 work = cvmx_pow_work_response_async(CVMX_SCR_SCRATCH);
271 else
272 work = cvmx_pow_work_request_sync(CVMX_POW_NO_WAIT);
273
274 prefetch(work);
275 did_work_request = 0;
276 if (work == NULL) {
277 union cvmx_pow_wq_int wq_int;
278 wq_int.u64 = 0;
279 wq_int.s.iq_dis = 1 << pow_receive_group;
280 wq_int.s.wq_int = 1 << pow_receive_group;
281 cvmx_write_csr(CVMX_POW_WQ_INT, wq_int.u64);
282 break;
283 }
284 pskb = (struct sk_buff **)(cvm_oct_get_buffer_ptr(work->packet_ptr) - sizeof(void *));
285 prefetch(pskb);
286
287 if (USE_ASYNC_IOBDMA && rx_count < (budget - 1)) {
288 cvmx_pow_work_request_async_nocheck(CVMX_SCR_SCRATCH, CVMX_POW_NO_WAIT);
289 did_work_request = 1;
290 }
291
292 if (rx_count == 0) {
293
294
295
296
297
298 union cvmx_pow_wq_int_cntx counts;
299 int backlog;
300 int cores_in_use = core_state.baseline_cores - atomic_read(&core_state.available_cores);
301 counts.u64 = cvmx_read_csr(CVMX_POW_WQ_INT_CNTX(pow_receive_group));
302 backlog = counts.s.iq_cnt + counts.s.ds_cnt;
303 if (backlog > budget * cores_in_use && napi != NULL)
304 cvm_oct_enable_one_cpu();
305 }
306
307 skb_in_hw = USE_SKBUFFS_IN_HW && work->word2.s.bufs == 1;
308 if (likely(skb_in_hw)) {
309 skb = *pskb;
310 prefetch(&skb->head);
311 prefetch(&skb->len);
312 }
313 prefetch(cvm_oct_device[work->ipprt]);
314
315
316 if (unlikely(work->word2.snoip.rcv_error)) {
317 if (cvm_oct_check_rcv_error(work))
318 continue;
319 }
320
321
322
323
324
325
326 if (likely(skb_in_hw)) {
327 skb->data = skb->head + work->packet_ptr.s.addr - cvmx_ptr_to_phys(skb->head);
328 prefetch(skb->data);
329 skb->len = work->len;
330 skb_set_tail_pointer(skb, skb->len);
331 packet_not_copied = 1;
332 } else {
333
334
335
336
337 skb = dev_alloc_skb(work->len);
338 if (!skb) {
339 printk_ratelimited("Port %d failed to allocate "
340 "skbuff, packet dropped\n",
341 work->ipprt);
342 cvm_oct_free_work(work);
343 continue;
344 }
345
346
347
348
349
350 if (unlikely(work->word2.s.bufs == 0)) {
351 uint8_t *ptr = work->packet_data;
352
353 if (likely(!work->word2.s.not_IP)) {
354
355
356
357
358 if (work->word2.s.is_v6)
359 ptr += 2;
360 else
361 ptr += 6;
362 }
363 memcpy(skb_put(skb, work->len), ptr, work->len);
364
365 } else {
366 int segments = work->word2.s.bufs;
367 union cvmx_buf_ptr segment_ptr = work->packet_ptr;
368 int len = work->len;
369
370 while (segments--) {
371 union cvmx_buf_ptr next_ptr =
372 *(union cvmx_buf_ptr *)cvmx_phys_to_ptr(segment_ptr.s.addr - 8);
373
374
375
376
377
378
379
380
381
382
383 int segment_size = CVMX_FPA_PACKET_POOL_SIZE -
384 (segment_ptr.s.addr - (((segment_ptr.s.addr >> 7) - segment_ptr.s.back) << 7));
385
386
387
388
389 if (segment_size > len)
390 segment_size = len;
391
392 memcpy(skb_put(skb, segment_size),
393 cvmx_phys_to_ptr(segment_ptr.s.addr),
394 segment_size);
395 len -= segment_size;
396 segment_ptr = next_ptr;
397 }
398 }
399 packet_not_copied = 0;
400 }
401
402 if (likely((work->ipprt < TOTAL_NUMBER_OF_PORTS) &&
403 cvm_oct_device[work->ipprt])) {
404 struct net_device *dev = cvm_oct_device[work->ipprt];
405 struct octeon_ethernet *priv = netdev_priv(dev);
406
407
408
409
410
411 if (likely(dev->flags & IFF_UP)) {
412 skb->protocol = eth_type_trans(skb, dev);
413 skb->dev = dev;
414
415 if (unlikely(work->word2.s.not_IP || work->word2.s.IP_exc ||
416 work->word2.s.L4_error || !work->word2.s.tcp_or_udp))
417 skb->ip_summed = CHECKSUM_NONE;
418 else
419 skb->ip_summed = CHECKSUM_UNNECESSARY;
420
421
422 if (work->ipprt >= CVMX_PIP_NUM_INPUT_PORTS) {
423#ifdef CONFIG_64BIT
424 atomic64_add(1, (atomic64_t *)&priv->stats.rx_packets);
425 atomic64_add(skb->len, (atomic64_t *)&priv->stats.rx_bytes);
426#else
427 atomic_add(1, (atomic_t *)&priv->stats.rx_packets);
428 atomic_add(skb->len, (atomic_t *)&priv->stats.rx_bytes);
429#endif
430 }
431 netif_receive_skb(skb);
432 rx_count++;
433 } else {
434
435
436
437
438
439#ifdef CONFIG_64BIT
440 atomic64_add(1, (atomic64_t *)&priv->stats.rx_dropped);
441#else
442 atomic_add(1, (atomic_t *)&priv->stats.rx_dropped);
443#endif
444 dev_kfree_skb_irq(skb);
445 }
446 } else {
447
448
449
450
451 printk_ratelimited("Port %d not controlled by Linux, packet dropped\n",
452 work->ipprt);
453 dev_kfree_skb_irq(skb);
454 }
455
456
457
458
459 if (USE_SKBUFFS_IN_HW && likely(packet_not_copied)) {
460
461
462
463
464
465 cvmx_fau_atomic_add32(FAU_NUM_PACKET_BUFFERS_TO_FREE,
466 1);
467
468 cvmx_fpa_free(work, CVMX_FPA_WQE_POOL,
469 DONT_WRITEBACK(1));
470 } else {
471 cvm_oct_free_work(work);
472 }
473 }
474
475 cvmx_write_csr(CVMX_POW_PP_GRP_MSKX(coreid), old_group_mask);
476 if (USE_ASYNC_IOBDMA) {
477
478 cvmx_scratch_write64(CVMX_SCR_SCRATCH, old_scratch);
479 }
480 cvm_oct_rx_refill_pool(0);
481
482 if (rx_count < budget && napi != NULL) {
483
484 napi_complete(napi);
485 cvm_oct_no_more_work();
486 }
487 return rx_count;
488}
489
490#ifdef CONFIG_NET_POLL_CONTROLLER
491
492
493
494
495
496
497void cvm_oct_poll_controller(struct net_device *dev)
498{
499 cvm_oct_napi_poll(NULL, 16);
500}
501#endif
502
503void cvm_oct_rx_initialize(void)
504{
505 int i;
506 struct net_device *dev_for_napi = NULL;
507 union cvmx_pow_wq_int_thrx int_thr;
508 union cvmx_pow_wq_int_pc int_pc;
509
510 for (i = 0; i < TOTAL_NUMBER_OF_PORTS; i++) {
511 if (cvm_oct_device[i]) {
512 dev_for_napi = cvm_oct_device[i];
513 break;
514 }
515 }
516
517 if (NULL == dev_for_napi)
518 panic("No net_devices were allocated.");
519
520 if (max_rx_cpus > 1 && max_rx_cpus < num_online_cpus())
521 atomic_set(&core_state.available_cores, max_rx_cpus);
522 else
523 atomic_set(&core_state.available_cores, num_online_cpus());
524 core_state.baseline_cores = atomic_read(&core_state.available_cores);
525
526 core_state.cpu_state = CPU_MASK_NONE;
527 for_each_possible_cpu(i) {
528 netif_napi_add(dev_for_napi, &cvm_oct_napi[i].napi,
529 cvm_oct_napi_poll, rx_napi_weight);
530 napi_enable(&cvm_oct_napi[i].napi);
531 }
532
533 i = request_irq(OCTEON_IRQ_WORKQ0 + pow_receive_group,
534 cvm_oct_do_interrupt, 0, "Ethernet", cvm_oct_device);
535
536 if (i)
537 panic("Could not acquire Ethernet IRQ %d\n",
538 OCTEON_IRQ_WORKQ0 + pow_receive_group);
539
540 disable_irq_nosync(OCTEON_IRQ_WORKQ0 + pow_receive_group);
541
542 int_thr.u64 = 0;
543 int_thr.s.tc_en = 1;
544 int_thr.s.tc_thr = 1;
545
546 cvmx_write_csr(CVMX_POW_WQ_INT_THRX(pow_receive_group), int_thr.u64);
547
548 int_pc.u64 = 0;
549 int_pc.s.pc_thr = 5;
550 cvmx_write_csr(CVMX_POW_WQ_INT_PC, int_pc.u64);
551
552
553
554 cvm_oct_enable_one_cpu();
555}
556
557void cvm_oct_rx_shutdown(void)
558{
559 int i;
560
561 for_each_possible_cpu(i)
562 netif_napi_del(&cvm_oct_napi[i].napi);
563}
564