1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <linux/init.h>
16#include <linux/kernel.h>
17#include <asm/clock.h>
18#include <asm/freq.h>
19#include <asm/io.h>
20
21static int multipliers[] = { 1, 2, 3 };
22static int divisors[] = { 1, 2, 3, 4, 6 };
23
24static void master_clk_init(struct clk *clk)
25{
26 int frqcr = __raw_readw(FRQCR);
27 int idx = (frqcr & 0x0300) >> 8;
28
29 clk->rate *= multipliers[idx];
30}
31
32static struct sh_clk_ops sh7712_master_clk_ops = {
33 .init = master_clk_init,
34};
35
36static unsigned long module_clk_recalc(struct clk *clk)
37{
38 int frqcr = __raw_readw(FRQCR);
39 int idx = frqcr & 0x0007;
40
41 return clk->parent->rate / divisors[idx];
42}
43
44static struct sh_clk_ops sh7712_module_clk_ops = {
45 .recalc = module_clk_recalc,
46};
47
48static unsigned long cpu_clk_recalc(struct clk *clk)
49{
50 int frqcr = __raw_readw(FRQCR);
51 int idx = (frqcr & 0x0030) >> 4;
52
53 return clk->parent->rate / divisors[idx];
54}
55
56static struct sh_clk_ops sh7712_cpu_clk_ops = {
57 .recalc = cpu_clk_recalc,
58};
59
60static struct sh_clk_ops *sh7712_clk_ops[] = {
61 &sh7712_master_clk_ops,
62 &sh7712_module_clk_ops,
63 &sh7712_cpu_clk_ops,
64};
65
66void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
67{
68 if (idx < ARRAY_SIZE(sh7712_clk_ops))
69 *ops = sh7712_clk_ops[idx];
70}
71
72