1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30#include <linux/device.h>
31#include <drm/drmP.h>
32#include <drm/i915_drm.h>
33#include "i915_drv.h"
34#include "i915_trace.h"
35#include "intel_drv.h"
36
37#include <linux/console.h>
38#include <linux/module.h>
39#include <drm/drm_crtc_helper.h>
40
41static int i915_modeset __read_mostly = -1;
42module_param_named(modeset, i915_modeset, int, 0400);
43MODULE_PARM_DESC(modeset,
44 "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, "
45 "1=on, -1=force vga console preference [default])");
46
47unsigned int i915_fbpercrtc __always_unused = 0;
48module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400);
49
50int i915_panel_ignore_lid __read_mostly = 1;
51module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600);
52MODULE_PARM_DESC(panel_ignore_lid,
53 "Override lid status (0=autodetect, 1=autodetect disabled [default], "
54 "-1=force lid closed, -2=force lid open)");
55
56unsigned int i915_powersave __read_mostly = 1;
57module_param_named(powersave, i915_powersave, int, 0600);
58MODULE_PARM_DESC(powersave,
59 "Enable powersavings, fbc, downclocking, etc. (default: true)");
60
61int i915_semaphores __read_mostly = -1;
62module_param_named(semaphores, i915_semaphores, int, 0600);
63MODULE_PARM_DESC(semaphores,
64 "Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))");
65
66int i915_enable_rc6 __read_mostly = -1;
67module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400);
68MODULE_PARM_DESC(i915_enable_rc6,
69 "Enable power-saving render C-state 6. "
70 "Different stages can be selected via bitmask values "
71 "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
72 "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
73 "default: -1 (use per-chip default)");
74
75int i915_enable_fbc __read_mostly = -1;
76module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600);
77MODULE_PARM_DESC(i915_enable_fbc,
78 "Enable frame buffer compression for power savings "
79 "(default: -1 (use per-chip default))");
80
81unsigned int i915_lvds_downclock __read_mostly = 0;
82module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400);
83MODULE_PARM_DESC(lvds_downclock,
84 "Use panel (LVDS/eDP) downclocking for power savings "
85 "(default: false)");
86
87int i915_lvds_channel_mode __read_mostly;
88module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600);
89MODULE_PARM_DESC(lvds_channel_mode,
90 "Specify LVDS channel mode "
91 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
92
93int i915_panel_use_ssc __read_mostly = -1;
94module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600);
95MODULE_PARM_DESC(lvds_use_ssc,
96 "Use Spread Spectrum Clock with panels [LVDS/eDP] "
97 "(default: auto from VBT)");
98
99int i915_vbt_sdvo_panel_type __read_mostly = -1;
100module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600);
101MODULE_PARM_DESC(vbt_sdvo_panel_type,
102 "Override/Ignore selection of SDVO panel mode in the VBT "
103 "(-2=ignore, -1=auto [default], index in VBT BIOS table)");
104
105static bool i915_try_reset __read_mostly = true;
106module_param_named(reset, i915_try_reset, bool, 0600);
107MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
108
109bool i915_enable_hangcheck __read_mostly = true;
110module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644);
111MODULE_PARM_DESC(enable_hangcheck,
112 "Periodically check GPU activity for detecting hangs. "
113 "WARNING: Disabling this can cause system wide hangs. "
114 "(default: true)");
115
116int i915_enable_ppgtt __read_mostly = -1;
117module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600);
118MODULE_PARM_DESC(i915_enable_ppgtt,
119 "Enable PPGTT (default: true)");
120
121unsigned int i915_preliminary_hw_support __read_mostly = 0;
122module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600);
123MODULE_PARM_DESC(preliminary_hw_support,
124 "Enable preliminary hardware support. (default: false)");
125
126int i915_disable_power_well __read_mostly = 1;
127module_param_named(disable_power_well, i915_disable_power_well, int, 0600);
128MODULE_PARM_DESC(disable_power_well,
129 "Disable the power well when possible (default: true)");
130
131int i915_enable_ips __read_mostly = 1;
132module_param_named(enable_ips, i915_enable_ips, int, 0600);
133MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)");
134
135static struct drm_driver driver;
136extern int intel_agp_enabled;
137
138#define INTEL_VGA_DEVICE(id, info) { \
139 .class = PCI_BASE_CLASS_DISPLAY << 16, \
140 .class_mask = 0xff0000, \
141 .vendor = 0x8086, \
142 .device = id, \
143 .subvendor = PCI_ANY_ID, \
144 .subdevice = PCI_ANY_ID, \
145 .driver_data = (unsigned long) info }
146
147#define INTEL_QUANTA_VGA_DEVICE(info) { \
148 .class = PCI_BASE_CLASS_DISPLAY << 16, \
149 .class_mask = 0xff0000, \
150 .vendor = 0x8086, \
151 .device = 0x16a, \
152 .subvendor = 0x152d, \
153 .subdevice = 0x8990, \
154 .driver_data = (unsigned long) info }
155
156
157static const struct intel_device_info intel_i830_info = {
158 .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, .num_pipes = 2,
159 .has_overlay = 1, .overlay_needs_physical = 1,
160};
161
162static const struct intel_device_info intel_845g_info = {
163 .gen = 2, .num_pipes = 1,
164 .has_overlay = 1, .overlay_needs_physical = 1,
165};
166
167static const struct intel_device_info intel_i85x_info = {
168 .gen = 2, .is_i85x = 1, .is_mobile = 1, .num_pipes = 2,
169 .cursor_needs_physical = 1,
170 .has_overlay = 1, .overlay_needs_physical = 1,
171};
172
173static const struct intel_device_info intel_i865g_info = {
174 .gen = 2, .num_pipes = 1,
175 .has_overlay = 1, .overlay_needs_physical = 1,
176};
177
178static const struct intel_device_info intel_i915g_info = {
179 .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2,
180 .has_overlay = 1, .overlay_needs_physical = 1,
181};
182static const struct intel_device_info intel_i915gm_info = {
183 .gen = 3, .is_mobile = 1, .num_pipes = 2,
184 .cursor_needs_physical = 1,
185 .has_overlay = 1, .overlay_needs_physical = 1,
186 .supports_tv = 1,
187};
188static const struct intel_device_info intel_i945g_info = {
189 .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2,
190 .has_overlay = 1, .overlay_needs_physical = 1,
191};
192static const struct intel_device_info intel_i945gm_info = {
193 .gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2,
194 .has_hotplug = 1, .cursor_needs_physical = 1,
195 .has_overlay = 1, .overlay_needs_physical = 1,
196 .supports_tv = 1,
197};
198
199static const struct intel_device_info intel_i965g_info = {
200 .gen = 4, .is_broadwater = 1, .num_pipes = 2,
201 .has_hotplug = 1,
202 .has_overlay = 1,
203};
204
205static const struct intel_device_info intel_i965gm_info = {
206 .gen = 4, .is_crestline = 1, .num_pipes = 2,
207 .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1,
208 .has_overlay = 1,
209 .supports_tv = 1,
210};
211
212static const struct intel_device_info intel_g33_info = {
213 .gen = 3, .is_g33 = 1, .num_pipes = 2,
214 .need_gfx_hws = 1, .has_hotplug = 1,
215 .has_overlay = 1,
216};
217
218static const struct intel_device_info intel_g45_info = {
219 .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, .num_pipes = 2,
220 .has_pipe_cxsr = 1, .has_hotplug = 1,
221 .has_bsd_ring = 1,
222};
223
224static const struct intel_device_info intel_gm45_info = {
225 .gen = 4, .is_g4x = 1, .num_pipes = 2,
226 .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1,
227 .has_pipe_cxsr = 1, .has_hotplug = 1,
228 .supports_tv = 1,
229 .has_bsd_ring = 1,
230};
231
232static const struct intel_device_info intel_pineview_info = {
233 .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, .num_pipes = 2,
234 .need_gfx_hws = 1, .has_hotplug = 1,
235 .has_overlay = 1,
236};
237
238static const struct intel_device_info intel_ironlake_d_info = {
239 .gen = 5, .num_pipes = 2,
240 .need_gfx_hws = 1, .has_hotplug = 1,
241 .has_bsd_ring = 1,
242};
243
244static const struct intel_device_info intel_ironlake_m_info = {
245 .gen = 5, .is_mobile = 1, .num_pipes = 2,
246 .need_gfx_hws = 1, .has_hotplug = 1,
247 .has_fbc = 1,
248 .has_bsd_ring = 1,
249};
250
251static const struct intel_device_info intel_sandybridge_d_info = {
252 .gen = 6, .num_pipes = 2,
253 .need_gfx_hws = 1, .has_hotplug = 1,
254 .has_bsd_ring = 1,
255 .has_blt_ring = 1,
256 .has_llc = 1,
257 .has_force_wake = 1,
258};
259
260static const struct intel_device_info intel_sandybridge_m_info = {
261 .gen = 6, .is_mobile = 1, .num_pipes = 2,
262 .need_gfx_hws = 1, .has_hotplug = 1,
263 .has_fbc = 1,
264 .has_bsd_ring = 1,
265 .has_blt_ring = 1,
266 .has_llc = 1,
267 .has_force_wake = 1,
268};
269
270#define GEN7_FEATURES \
271 .gen = 7, .num_pipes = 3, \
272 .need_gfx_hws = 1, .has_hotplug = 1, \
273 .has_bsd_ring = 1, \
274 .has_blt_ring = 1, \
275 .has_llc = 1, \
276 .has_force_wake = 1
277
278static const struct intel_device_info intel_ivybridge_d_info = {
279 GEN7_FEATURES,
280 .is_ivybridge = 1,
281};
282
283static const struct intel_device_info intel_ivybridge_m_info = {
284 GEN7_FEATURES,
285 .is_ivybridge = 1,
286 .is_mobile = 1,
287 .has_fbc = 1,
288};
289
290static const struct intel_device_info intel_ivybridge_q_info = {
291 GEN7_FEATURES,
292 .is_ivybridge = 1,
293 .num_pipes = 0,
294};
295
296static const struct intel_device_info intel_valleyview_m_info = {
297 GEN7_FEATURES,
298 .is_mobile = 1,
299 .num_pipes = 2,
300 .is_valleyview = 1,
301 .display_mmio_offset = VLV_DISPLAY_BASE,
302 .has_llc = 0,
303};
304
305static const struct intel_device_info intel_valleyview_d_info = {
306 GEN7_FEATURES,
307 .num_pipes = 2,
308 .is_valleyview = 1,
309 .display_mmio_offset = VLV_DISPLAY_BASE,
310 .has_llc = 0,
311};
312
313static const struct intel_device_info intel_haswell_d_info = {
314 GEN7_FEATURES,
315 .is_haswell = 1,
316 .has_ddi = 1,
317 .has_fpga_dbg = 1,
318 .has_vebox_ring = 1,
319};
320
321static const struct intel_device_info intel_haswell_m_info = {
322 GEN7_FEATURES,
323 .is_haswell = 1,
324 .is_mobile = 1,
325 .has_ddi = 1,
326 .has_fpga_dbg = 1,
327 .has_fbc = 1,
328 .has_vebox_ring = 1,
329};
330
331static const struct pci_device_id pciidlist[] = {
332 INTEL_VGA_DEVICE(0x3577, &intel_i830_info),
333 INTEL_VGA_DEVICE(0x2562, &intel_845g_info),
334 INTEL_VGA_DEVICE(0x3582, &intel_i85x_info),
335 INTEL_VGA_DEVICE(0x358e, &intel_i85x_info),
336 INTEL_VGA_DEVICE(0x2572, &intel_i865g_info),
337 INTEL_VGA_DEVICE(0x2582, &intel_i915g_info),
338 INTEL_VGA_DEVICE(0x258a, &intel_i915g_info),
339 INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info),
340 INTEL_VGA_DEVICE(0x2772, &intel_i945g_info),
341 INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info),
342 INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info),
343 INTEL_VGA_DEVICE(0x2972, &intel_i965g_info),
344 INTEL_VGA_DEVICE(0x2982, &intel_i965g_info),
345 INTEL_VGA_DEVICE(0x2992, &intel_i965g_info),
346 INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info),
347 INTEL_VGA_DEVICE(0x29b2, &intel_g33_info),
348 INTEL_VGA_DEVICE(0x29c2, &intel_g33_info),
349 INTEL_VGA_DEVICE(0x29d2, &intel_g33_info),
350 INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info),
351 INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info),
352 INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info),
353 INTEL_VGA_DEVICE(0x2e02, &intel_g45_info),
354 INTEL_VGA_DEVICE(0x2e12, &intel_g45_info),
355 INTEL_VGA_DEVICE(0x2e22, &intel_g45_info),
356 INTEL_VGA_DEVICE(0x2e32, &intel_g45_info),
357 INTEL_VGA_DEVICE(0x2e42, &intel_g45_info),
358 INTEL_VGA_DEVICE(0x2e92, &intel_g45_info),
359 INTEL_VGA_DEVICE(0xa001, &intel_pineview_info),
360 INTEL_VGA_DEVICE(0xa011, &intel_pineview_info),
361 INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info),
362 INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info),
363 INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info),
364 INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info),
365 INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info),
366 INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info),
367 INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info),
368 INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info),
369 INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info),
370 INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info),
371 INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info),
372 INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info),
373 INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info),
374 INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info),
375 INTEL_QUANTA_VGA_DEVICE(&intel_ivybridge_q_info),
376 INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info),
377 INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info),
378 INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info),
379 INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info),
380 INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info),
381 INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info),
382 INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info),
383 INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info),
384 INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info),
385 INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info),
386 INTEL_VGA_DEVICE(0x040B, &intel_haswell_d_info),
387 INTEL_VGA_DEVICE(0x041B, &intel_haswell_d_info),
388 INTEL_VGA_DEVICE(0x042B, &intel_haswell_d_info),
389 INTEL_VGA_DEVICE(0x040E, &intel_haswell_d_info),
390 INTEL_VGA_DEVICE(0x041E, &intel_haswell_d_info),
391 INTEL_VGA_DEVICE(0x042E, &intel_haswell_d_info),
392 INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info),
393 INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info),
394 INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info),
395 INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info),
396 INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info),
397 INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info),
398 INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info),
399 INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info),
400 INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info),
401 INTEL_VGA_DEVICE(0x0C0B, &intel_haswell_d_info),
402 INTEL_VGA_DEVICE(0x0C1B, &intel_haswell_d_info),
403 INTEL_VGA_DEVICE(0x0C2B, &intel_haswell_d_info),
404 INTEL_VGA_DEVICE(0x0C0E, &intel_haswell_d_info),
405 INTEL_VGA_DEVICE(0x0C1E, &intel_haswell_d_info),
406 INTEL_VGA_DEVICE(0x0C2E, &intel_haswell_d_info),
407 INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info),
408 INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info),
409 INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info),
410 INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info),
411 INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info),
412 INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info),
413 INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info),
414 INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info),
415 INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info),
416 INTEL_VGA_DEVICE(0x0A0B, &intel_haswell_d_info),
417 INTEL_VGA_DEVICE(0x0A1B, &intel_haswell_d_info),
418 INTEL_VGA_DEVICE(0x0A2B, &intel_haswell_d_info),
419 INTEL_VGA_DEVICE(0x0A0E, &intel_haswell_m_info),
420 INTEL_VGA_DEVICE(0x0A1E, &intel_haswell_m_info),
421 INTEL_VGA_DEVICE(0x0A2E, &intel_haswell_m_info),
422 INTEL_VGA_DEVICE(0x0D02, &intel_haswell_d_info),
423 INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info),
424 INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info),
425 INTEL_VGA_DEVICE(0x0D0A, &intel_haswell_d_info),
426 INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info),
427 INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info),
428 INTEL_VGA_DEVICE(0x0D06, &intel_haswell_m_info),
429 INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info),
430 INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info),
431 INTEL_VGA_DEVICE(0x0D0B, &intel_haswell_d_info),
432 INTEL_VGA_DEVICE(0x0D1B, &intel_haswell_d_info),
433 INTEL_VGA_DEVICE(0x0D2B, &intel_haswell_d_info),
434 INTEL_VGA_DEVICE(0x0D0E, &intel_haswell_d_info),
435 INTEL_VGA_DEVICE(0x0D1E, &intel_haswell_d_info),
436 INTEL_VGA_DEVICE(0x0D2E, &intel_haswell_d_info),
437 INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info),
438 INTEL_VGA_DEVICE(0x0f31, &intel_valleyview_m_info),
439 INTEL_VGA_DEVICE(0x0f32, &intel_valleyview_m_info),
440 INTEL_VGA_DEVICE(0x0f33, &intel_valleyview_m_info),
441 INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info),
442 INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info),
443 {0, 0, 0}
444};
445
446#if defined(CONFIG_DRM_I915_KMS)
447MODULE_DEVICE_TABLE(pci, pciidlist);
448#endif
449
450void intel_detect_pch(struct drm_device *dev)
451{
452 struct drm_i915_private *dev_priv = dev->dev_private;
453 struct pci_dev *pch;
454
455
456
457
458 if (INTEL_INFO(dev)->num_pipes == 0) {
459 dev_priv->pch_type = PCH_NOP;
460 return;
461 }
462
463
464
465
466
467
468
469
470
471
472
473
474 pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL);
475 while (pch) {
476 struct pci_dev *curr = pch;
477 if (pch->vendor == PCI_VENDOR_ID_INTEL) {
478 unsigned short id;
479 id = pch->device & INTEL_PCH_DEVICE_ID_MASK;
480 dev_priv->pch_id = id;
481
482 if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) {
483 dev_priv->pch_type = PCH_IBX;
484 DRM_DEBUG_KMS("Found Ibex Peak PCH\n");
485 WARN_ON(!IS_GEN5(dev));
486 } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) {
487 dev_priv->pch_type = PCH_CPT;
488 DRM_DEBUG_KMS("Found CougarPoint PCH\n");
489 WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
490 } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) {
491
492 dev_priv->pch_type = PCH_CPT;
493 DRM_DEBUG_KMS("Found PatherPoint PCH\n");
494 WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev)));
495 } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
496 dev_priv->pch_type = PCH_LPT;
497 DRM_DEBUG_KMS("Found LynxPoint PCH\n");
498 WARN_ON(!IS_HASWELL(dev));
499 WARN_ON(IS_ULT(dev));
500 } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) {
501 dev_priv->pch_type = PCH_LPT;
502 DRM_DEBUG_KMS("Found LynxPoint LP PCH\n");
503 WARN_ON(!IS_HASWELL(dev));
504 WARN_ON(!IS_ULT(dev));
505 } else {
506 goto check_next;
507 }
508 pci_dev_put(pch);
509 break;
510 }
511check_next:
512 pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, curr);
513 pci_dev_put(curr);
514 }
515 if (!pch)
516 DRM_DEBUG_KMS("No PCH found?\n");
517}
518
519bool i915_semaphore_is_enabled(struct drm_device *dev)
520{
521 if (INTEL_INFO(dev)->gen < 6)
522 return 0;
523
524 if (i915_semaphores >= 0)
525 return i915_semaphores;
526
527#ifdef CONFIG_INTEL_IOMMU
528
529 if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped)
530 return false;
531#endif
532
533 return 1;
534}
535
536static int i915_drm_freeze(struct drm_device *dev)
537{
538 struct drm_i915_private *dev_priv = dev->dev_private;
539 struct drm_crtc *crtc;
540
541
542 mutex_lock(&dev_priv->modeset_restore_lock);
543 dev_priv->modeset_restore = MODESET_SUSPENDED;
544 mutex_unlock(&dev_priv->modeset_restore_lock);
545
546 intel_set_power_well(dev, true);
547
548 drm_kms_helper_poll_disable(dev);
549
550 pci_save_state(dev->pdev);
551
552
553 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
554 int error = i915_gem_idle(dev);
555 if (error) {
556 dev_err(&dev->pdev->dev,
557 "GEM idle failed, resume might fail\n");
558 return error;
559 }
560
561 cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work);
562
563 drm_irq_uninstall(dev);
564 dev_priv->enable_hotplug_processing = false;
565
566
567
568
569 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
570 dev_priv->display.crtc_disable(crtc);
571
572 intel_modeset_suspend_hw(dev);
573 }
574
575 i915_save_state(dev);
576
577 intel_opregion_fini(dev);
578
579 console_lock();
580 intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED);
581 console_unlock();
582
583 return 0;
584}
585
586int i915_suspend(struct drm_device *dev, pm_message_t state)
587{
588 int error;
589
590 if (!dev || !dev->dev_private) {
591 DRM_ERROR("dev: %p\n", dev);
592 DRM_ERROR("DRM not initialized, aborting suspend.\n");
593 return -ENODEV;
594 }
595
596 if (state.event == PM_EVENT_PRETHAW)
597 return 0;
598
599
600 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
601 return 0;
602
603 error = i915_drm_freeze(dev);
604 if (error)
605 return error;
606
607 if (state.event == PM_EVENT_SUSPEND) {
608
609 pci_disable_device(dev->pdev);
610 pci_set_power_state(dev->pdev, PCI_D3hot);
611 }
612
613 return 0;
614}
615
616void intel_console_resume(struct work_struct *work)
617{
618 struct drm_i915_private *dev_priv =
619 container_of(work, struct drm_i915_private,
620 console_resume_work);
621 struct drm_device *dev = dev_priv->dev;
622
623 console_lock();
624 intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING);
625 console_unlock();
626}
627
628static void intel_resume_hotplug(struct drm_device *dev)
629{
630 struct drm_mode_config *mode_config = &dev->mode_config;
631 struct intel_encoder *encoder;
632
633 mutex_lock(&mode_config->mutex);
634 DRM_DEBUG_KMS("running encoder hotplug functions\n");
635
636 list_for_each_entry(encoder, &mode_config->encoder_list, base.head)
637 if (encoder->hot_plug)
638 encoder->hot_plug(encoder);
639
640 mutex_unlock(&mode_config->mutex);
641
642
643 drm_helper_hpd_irq_event(dev);
644}
645
646static int __i915_drm_thaw(struct drm_device *dev)
647{
648 struct drm_i915_private *dev_priv = dev->dev_private;
649 int error = 0;
650
651 i915_restore_state(dev);
652 intel_opregion_setup(dev);
653
654
655 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
656 intel_init_pch_refclk(dev);
657
658 mutex_lock(&dev->struct_mutex);
659 dev_priv->mm.suspended = 0;
660
661 error = i915_gem_init_hw(dev);
662 mutex_unlock(&dev->struct_mutex);
663
664
665 drm_irq_install(dev);
666
667 intel_modeset_init_hw(dev);
668
669 drm_modeset_lock_all(dev);
670 intel_modeset_setup_hw_state(dev, true);
671 drm_modeset_unlock_all(dev);
672
673
674
675
676
677
678
679 intel_hpd_init(dev);
680 dev_priv->enable_hotplug_processing = true;
681
682 intel_resume_hotplug(dev);
683 }
684
685 intel_opregion_init(dev);
686
687
688
689
690
691
692 if (console_trylock()) {
693 intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING);
694 console_unlock();
695 } else {
696 schedule_work(&dev_priv->console_resume_work);
697 }
698
699 mutex_lock(&dev_priv->modeset_restore_lock);
700 dev_priv->modeset_restore = MODESET_DONE;
701 mutex_unlock(&dev_priv->modeset_restore_lock);
702 return error;
703}
704
705static int i915_drm_thaw(struct drm_device *dev)
706{
707 int error = 0;
708
709 intel_gt_sanitize(dev);
710
711 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
712 mutex_lock(&dev->struct_mutex);
713 i915_gem_restore_gtt_mappings(dev);
714 mutex_unlock(&dev->struct_mutex);
715 }
716
717 __i915_drm_thaw(dev);
718
719 return error;
720}
721
722int i915_resume(struct drm_device *dev)
723{
724 struct drm_i915_private *dev_priv = dev->dev_private;
725 int ret;
726
727 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
728 return 0;
729
730 if (pci_enable_device(dev->pdev))
731 return -EIO;
732
733 pci_set_master(dev->pdev);
734
735 intel_gt_sanitize(dev);
736
737
738
739
740
741 if (drm_core_check_feature(dev, DRIVER_MODESET) &&
742 !dev_priv->opregion.header) {
743 mutex_lock(&dev->struct_mutex);
744 i915_gem_restore_gtt_mappings(dev);
745 mutex_unlock(&dev->struct_mutex);
746 }
747
748 ret = __i915_drm_thaw(dev);
749 if (ret)
750 return ret;
751
752 drm_kms_helper_poll_enable(dev);
753 return 0;
754}
755
756static int i8xx_do_reset(struct drm_device *dev)
757{
758 struct drm_i915_private *dev_priv = dev->dev_private;
759
760 if (IS_I85X(dev))
761 return -ENODEV;
762
763 I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830);
764 POSTING_READ(D_STATE);
765
766 if (IS_I830(dev) || IS_845G(dev)) {
767 I915_WRITE(DEBUG_RESET_I830,
768 DEBUG_RESET_DISPLAY |
769 DEBUG_RESET_RENDER |
770 DEBUG_RESET_FULL);
771 POSTING_READ(DEBUG_RESET_I830);
772 msleep(1);
773
774 I915_WRITE(DEBUG_RESET_I830, 0);
775 POSTING_READ(DEBUG_RESET_I830);
776 }
777
778 msleep(1);
779
780 I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830);
781 POSTING_READ(D_STATE);
782
783 return 0;
784}
785
786static int i965_reset_complete(struct drm_device *dev)
787{
788 u8 gdrst;
789 pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
790 return (gdrst & GRDOM_RESET_ENABLE) == 0;
791}
792
793static int i965_do_reset(struct drm_device *dev)
794{
795 int ret;
796 u8 gdrst;
797
798
799
800
801
802
803 pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
804 pci_write_config_byte(dev->pdev, I965_GDRST,
805 gdrst | GRDOM_RENDER |
806 GRDOM_RESET_ENABLE);
807 ret = wait_for(i965_reset_complete(dev), 500);
808 if (ret)
809 return ret;
810
811
812 pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
813 pci_write_config_byte(dev->pdev, I965_GDRST,
814 gdrst | GRDOM_MEDIA |
815 GRDOM_RESET_ENABLE);
816
817 return wait_for(i965_reset_complete(dev), 500);
818}
819
820static int ironlake_do_reset(struct drm_device *dev)
821{
822 struct drm_i915_private *dev_priv = dev->dev_private;
823 u32 gdrst;
824 int ret;
825
826 gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
827 gdrst &= ~GRDOM_MASK;
828 I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
829 gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE);
830 ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
831 if (ret)
832 return ret;
833
834
835 gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR);
836 gdrst &= ~GRDOM_MASK;
837 I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR,
838 gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE);
839 return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500);
840}
841
842static int gen6_do_reset(struct drm_device *dev)
843{
844 struct drm_i915_private *dev_priv = dev->dev_private;
845 int ret;
846 unsigned long irqflags;
847
848
849
850
851 spin_lock_irqsave(&dev_priv->gt_lock, irqflags);
852
853
854
855
856
857
858
859 I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL);
860
861
862 ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500);
863
864
865 if (dev_priv->forcewake_count)
866 dev_priv->gt.force_wake_get(dev_priv);
867 else
868 dev_priv->gt.force_wake_put(dev_priv);
869
870
871 dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES);
872
873 spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags);
874 return ret;
875}
876
877int intel_gpu_reset(struct drm_device *dev)
878{
879 switch (INTEL_INFO(dev)->gen) {
880 case 7:
881 case 6: return gen6_do_reset(dev);
882 case 5: return ironlake_do_reset(dev);
883 case 4: return i965_do_reset(dev);
884 case 2: return i8xx_do_reset(dev);
885 default: return -ENODEV;
886 }
887}
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904int i915_reset(struct drm_device *dev)
905{
906 drm_i915_private_t *dev_priv = dev->dev_private;
907 bool simulated;
908 int ret;
909
910 if (!i915_try_reset)
911 return 0;
912
913 mutex_lock(&dev->struct_mutex);
914
915 i915_gem_reset(dev);
916
917 simulated = dev_priv->gpu_error.stop_rings != 0;
918
919 if (!simulated && get_seconds() - dev_priv->gpu_error.last_reset < 5) {
920 DRM_ERROR("GPU hanging too fast, declaring wedged!\n");
921 ret = -ENODEV;
922 } else {
923 ret = intel_gpu_reset(dev);
924
925
926 if (simulated) {
927 DRM_INFO("Simulated gpu hang, resetting stop_rings\n");
928 dev_priv->gpu_error.stop_rings = 0;
929 if (ret == -ENODEV) {
930 DRM_ERROR("Reset not implemented, but ignoring "
931 "error for simulated gpu hangs\n");
932 ret = 0;
933 }
934 } else
935 dev_priv->gpu_error.last_reset = get_seconds();
936 }
937 if (ret) {
938 DRM_ERROR("Failed to reset chip.\n");
939 mutex_unlock(&dev->struct_mutex);
940 return ret;
941 }
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957 if (drm_core_check_feature(dev, DRIVER_MODESET) ||
958 !dev_priv->mm.suspended) {
959 struct intel_ring_buffer *ring;
960 int i;
961
962 dev_priv->mm.suspended = 0;
963
964 i915_gem_init_swizzling(dev);
965
966 for_each_ring(ring, dev_priv, i)
967 ring->init(ring);
968
969 i915_gem_context_init(dev);
970 if (dev_priv->mm.aliasing_ppgtt) {
971 ret = dev_priv->mm.aliasing_ppgtt->enable(dev);
972 if (ret)
973 i915_gem_cleanup_aliasing_ppgtt(dev);
974 }
975
976
977
978
979
980
981
982 mutex_unlock(&dev->struct_mutex);
983
984 drm_irq_uninstall(dev);
985 drm_irq_install(dev);
986 intel_hpd_init(dev);
987 } else {
988 mutex_unlock(&dev->struct_mutex);
989 }
990
991 return 0;
992}
993
994static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
995{
996 struct intel_device_info *intel_info =
997 (struct intel_device_info *) ent->driver_data;
998
999
1000
1001
1002
1003
1004 if (PCI_FUNC(pdev->devfn))
1005 return -ENODEV;
1006
1007
1008
1009
1010
1011 if (intel_info->gen != 3) {
1012 driver.driver_features &=
1013 ~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP);
1014 } else if (!intel_agp_enabled) {
1015 DRM_ERROR("drm/i915 can't work without intel_agp module!\n");
1016 return -ENODEV;
1017 }
1018
1019 return drm_get_pci_dev(pdev, ent, &driver);
1020}
1021
1022static void
1023i915_pci_remove(struct pci_dev *pdev)
1024{
1025 struct drm_device *dev = pci_get_drvdata(pdev);
1026
1027 drm_put_dev(dev);
1028}
1029
1030static int i915_pm_suspend(struct device *dev)
1031{
1032 struct pci_dev *pdev = to_pci_dev(dev);
1033 struct drm_device *drm_dev = pci_get_drvdata(pdev);
1034 int error;
1035
1036 if (!drm_dev || !drm_dev->dev_private) {
1037 dev_err(dev, "DRM not initialized, aborting suspend.\n");
1038 return -ENODEV;
1039 }
1040
1041 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
1042 return 0;
1043
1044 error = i915_drm_freeze(drm_dev);
1045 if (error)
1046 return error;
1047
1048 pci_disable_device(pdev);
1049 pci_set_power_state(pdev, PCI_D3hot);
1050
1051 return 0;
1052}
1053
1054static int i915_pm_resume(struct device *dev)
1055{
1056 struct pci_dev *pdev = to_pci_dev(dev);
1057 struct drm_device *drm_dev = pci_get_drvdata(pdev);
1058
1059 return i915_resume(drm_dev);
1060}
1061
1062static int i915_pm_freeze(struct device *dev)
1063{
1064 struct pci_dev *pdev = to_pci_dev(dev);
1065 struct drm_device *drm_dev = pci_get_drvdata(pdev);
1066
1067 if (!drm_dev || !drm_dev->dev_private) {
1068 dev_err(dev, "DRM not initialized, aborting suspend.\n");
1069 return -ENODEV;
1070 }
1071
1072 return i915_drm_freeze(drm_dev);
1073}
1074
1075static int i915_pm_thaw(struct device *dev)
1076{
1077 struct pci_dev *pdev = to_pci_dev(dev);
1078 struct drm_device *drm_dev = pci_get_drvdata(pdev);
1079
1080 return i915_drm_thaw(drm_dev);
1081}
1082
1083static int i915_pm_poweroff(struct device *dev)
1084{
1085 struct pci_dev *pdev = to_pci_dev(dev);
1086 struct drm_device *drm_dev = pci_get_drvdata(pdev);
1087
1088 return i915_drm_freeze(drm_dev);
1089}
1090
1091static const struct dev_pm_ops i915_pm_ops = {
1092 .suspend = i915_pm_suspend,
1093 .resume = i915_pm_resume,
1094 .freeze = i915_pm_freeze,
1095 .thaw = i915_pm_thaw,
1096 .poweroff = i915_pm_poweroff,
1097 .restore = i915_pm_resume,
1098};
1099
1100static const struct vm_operations_struct i915_gem_vm_ops = {
1101 .fault = i915_gem_fault,
1102 .open = drm_gem_vm_open,
1103 .close = drm_gem_vm_close,
1104};
1105
1106static const struct file_operations i915_driver_fops = {
1107 .owner = THIS_MODULE,
1108 .open = drm_open,
1109 .release = drm_release,
1110 .unlocked_ioctl = drm_ioctl,
1111 .mmap = drm_gem_mmap,
1112 .poll = drm_poll,
1113 .fasync = drm_fasync,
1114 .read = drm_read,
1115#ifdef CONFIG_COMPAT
1116 .compat_ioctl = i915_compat_ioctl,
1117#endif
1118 .llseek = noop_llseek,
1119};
1120
1121static struct drm_driver driver = {
1122
1123
1124
1125 .driver_features =
1126 DRIVER_USE_AGP | DRIVER_REQUIRE_AGP |
1127 DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME,
1128 .load = i915_driver_load,
1129 .unload = i915_driver_unload,
1130 .open = i915_driver_open,
1131 .lastclose = i915_driver_lastclose,
1132 .preclose = i915_driver_preclose,
1133 .postclose = i915_driver_postclose,
1134
1135
1136 .suspend = i915_suspend,
1137 .resume = i915_resume,
1138
1139 .device_is_agp = i915_driver_device_is_agp,
1140 .master_create = i915_master_create,
1141 .master_destroy = i915_master_destroy,
1142#if defined(CONFIG_DEBUG_FS)
1143 .debugfs_init = i915_debugfs_init,
1144 .debugfs_cleanup = i915_debugfs_cleanup,
1145#endif
1146 .gem_init_object = i915_gem_init_object,
1147 .gem_free_object = i915_gem_free_object,
1148 .gem_vm_ops = &i915_gem_vm_ops,
1149
1150 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
1151 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
1152 .gem_prime_export = i915_gem_prime_export,
1153 .gem_prime_import = i915_gem_prime_import,
1154
1155 .dumb_create = i915_gem_dumb_create,
1156 .dumb_map_offset = i915_gem_mmap_gtt,
1157 .dumb_destroy = i915_gem_dumb_destroy,
1158 .ioctls = i915_ioctls,
1159 .fops = &i915_driver_fops,
1160 .name = DRIVER_NAME,
1161 .desc = DRIVER_DESC,
1162 .date = DRIVER_DATE,
1163 .major = DRIVER_MAJOR,
1164 .minor = DRIVER_MINOR,
1165 .patchlevel = DRIVER_PATCHLEVEL,
1166};
1167
1168static struct pci_driver i915_pci_driver = {
1169 .name = DRIVER_NAME,
1170 .id_table = pciidlist,
1171 .probe = i915_pci_probe,
1172 .remove = i915_pci_remove,
1173 .driver.pm = &i915_pm_ops,
1174};
1175
1176static int __init i915_init(void)
1177{
1178 driver.num_ioctls = i915_max_ioctl;
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189#if defined(CONFIG_DRM_I915_KMS)
1190 if (i915_modeset != 0)
1191 driver.driver_features |= DRIVER_MODESET;
1192#endif
1193 if (i915_modeset == 1)
1194 driver.driver_features |= DRIVER_MODESET;
1195
1196#ifdef CONFIG_VGA_CONSOLE
1197 if (vgacon_text_force() && i915_modeset == -1)
1198 driver.driver_features &= ~DRIVER_MODESET;
1199#endif
1200
1201 if (!(driver.driver_features & DRIVER_MODESET))
1202 driver.get_vblank_timestamp = NULL;
1203
1204 return drm_pci_init(&driver, &i915_pci_driver);
1205}
1206
1207static void __exit i915_exit(void)
1208{
1209 drm_pci_exit(&driver, &i915_pci_driver);
1210}
1211
1212module_init(i915_init);
1213module_exit(i915_exit);
1214
1215MODULE_AUTHOR(DRIVER_AUTHOR);
1216MODULE_DESCRIPTION(DRIVER_DESC);
1217MODULE_LICENSE("GPL and additional rights");
1218
1219
1220#define NEEDS_FORCE_WAKE(dev_priv, reg) \
1221 ((HAS_FORCE_WAKE((dev_priv)->dev)) && \
1222 ((reg) < 0x40000) && \
1223 ((reg) != FORCEWAKE))
1224static void
1225ilk_dummy_write(struct drm_i915_private *dev_priv)
1226{
1227
1228
1229
1230 I915_WRITE_NOTRACE(MI_MODE, 0);
1231}
1232
1233static void
1234hsw_unclaimed_reg_clear(struct drm_i915_private *dev_priv, u32 reg)
1235{
1236 if (HAS_FPGA_DBG_UNCLAIMED(dev_priv->dev) &&
1237 (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) {
1238 DRM_ERROR("Unknown unclaimed register before writing to %x\n",
1239 reg);
1240 I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM);
1241 }
1242}
1243
1244static void
1245hsw_unclaimed_reg_check(struct drm_i915_private *dev_priv, u32 reg)
1246{
1247 if (HAS_FPGA_DBG_UNCLAIMED(dev_priv->dev) &&
1248 (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) {
1249 DRM_ERROR("Unclaimed write to %x\n", reg);
1250 I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM);
1251 }
1252}
1253
1254#define __i915_read(x, y) \
1255u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \
1256 unsigned long irqflags; \
1257 u##x val = 0; \
1258 spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \
1259 if (IS_GEN5(dev_priv->dev)) \
1260 ilk_dummy_write(dev_priv); \
1261 if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1262 if (dev_priv->forcewake_count == 0) \
1263 dev_priv->gt.force_wake_get(dev_priv); \
1264 val = read##y(dev_priv->regs + reg); \
1265 if (dev_priv->forcewake_count == 0) \
1266 dev_priv->gt.force_wake_put(dev_priv); \
1267 } else { \
1268 val = read##y(dev_priv->regs + reg); \
1269 } \
1270 spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \
1271 trace_i915_reg_rw(false, reg, val, sizeof(val)); \
1272 return val; \
1273}
1274
1275__i915_read(8, b)
1276__i915_read(16, w)
1277__i915_read(32, l)
1278__i915_read(64, q)
1279#undef __i915_read
1280
1281#define __i915_write(x, y) \
1282void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \
1283 unsigned long irqflags; \
1284 u32 __fifo_ret = 0; \
1285 trace_i915_reg_rw(true, reg, val, sizeof(val)); \
1286 spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \
1287 if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \
1288 __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \
1289 } \
1290 if (IS_GEN5(dev_priv->dev)) \
1291 ilk_dummy_write(dev_priv); \
1292 hsw_unclaimed_reg_clear(dev_priv, reg); \
1293 write##y(val, dev_priv->regs + reg); \
1294 if (unlikely(__fifo_ret)) { \
1295 gen6_gt_check_fifodbg(dev_priv); \
1296 } \
1297 hsw_unclaimed_reg_check(dev_priv, reg); \
1298 spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \
1299}
1300__i915_write(8, b)
1301__i915_write(16, w)
1302__i915_write(32, l)
1303__i915_write(64, q)
1304#undef __i915_write
1305
1306static const struct register_whitelist {
1307 uint64_t offset;
1308 uint32_t size;
1309 uint32_t gen_bitmask;
1310} whitelist[] = {
1311 { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 },
1312};
1313
1314int i915_reg_read_ioctl(struct drm_device *dev,
1315 void *data, struct drm_file *file)
1316{
1317 struct drm_i915_private *dev_priv = dev->dev_private;
1318 struct drm_i915_reg_read *reg = data;
1319 struct register_whitelist const *entry = whitelist;
1320 int i;
1321
1322 for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) {
1323 if (entry->offset == reg->offset &&
1324 (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask))
1325 break;
1326 }
1327
1328 if (i == ARRAY_SIZE(whitelist))
1329 return -EINVAL;
1330
1331 switch (entry->size) {
1332 case 8:
1333 reg->val = I915_READ64(reg->offset);
1334 break;
1335 case 4:
1336 reg->val = I915_READ(reg->offset);
1337 break;
1338 case 2:
1339 reg->val = I915_READ16(reg->offset);
1340 break;
1341 case 1:
1342 reg->val = I915_READ8(reg->offset);
1343 break;
1344 default:
1345 WARN_ON(1);
1346 return -EINVAL;
1347 }
1348
1349 return 0;
1350}
1351