1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30#include <acpi/button.h>
31#include <linux/dmi.h>
32#include <linux/i2c.h>
33#include <linux/slab.h>
34#include <drm/drmP.h>
35#include <drm/drm_crtc.h>
36#include <drm/drm_edid.h>
37#include "intel_drv.h"
38#include <drm/i915_drm.h>
39#include "i915_drv.h"
40#include <linux/acpi.h>
41
42
43struct intel_lvds_connector {
44 struct intel_connector base;
45
46 struct notifier_block lid_notifier;
47};
48
49struct intel_lvds_encoder {
50 struct intel_encoder base;
51
52 bool is_dual_link;
53 u32 reg;
54
55 struct intel_lvds_connector *attached_connector;
56};
57
58static struct intel_lvds_encoder *to_lvds_encoder(struct drm_encoder *encoder)
59{
60 return container_of(encoder, struct intel_lvds_encoder, base.base);
61}
62
63static struct intel_lvds_connector *to_lvds_connector(struct drm_connector *connector)
64{
65 return container_of(connector, struct intel_lvds_connector, base.base);
66}
67
68static bool intel_lvds_get_hw_state(struct intel_encoder *encoder,
69 enum pipe *pipe)
70{
71 struct drm_device *dev = encoder->base.dev;
72 struct drm_i915_private *dev_priv = dev->dev_private;
73 struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
74 u32 tmp;
75
76 tmp = I915_READ(lvds_encoder->reg);
77
78 if (!(tmp & LVDS_PORT_EN))
79 return false;
80
81 if (HAS_PCH_CPT(dev))
82 *pipe = PORT_TO_PIPE_CPT(tmp);
83 else
84 *pipe = PORT_TO_PIPE(tmp);
85
86 return true;
87}
88
89static void intel_lvds_get_config(struct intel_encoder *encoder,
90 struct intel_crtc_config *pipe_config)
91{
92 struct drm_device *dev = encoder->base.dev;
93 struct drm_i915_private *dev_priv = dev->dev_private;
94 u32 lvds_reg, tmp, flags = 0;
95
96 if (HAS_PCH_SPLIT(dev))
97 lvds_reg = PCH_LVDS;
98 else
99 lvds_reg = LVDS;
100
101 tmp = I915_READ(lvds_reg);
102 if (tmp & LVDS_HSYNC_POLARITY)
103 flags |= DRM_MODE_FLAG_NHSYNC;
104 else
105 flags |= DRM_MODE_FLAG_PHSYNC;
106 if (tmp & LVDS_VSYNC_POLARITY)
107 flags |= DRM_MODE_FLAG_NVSYNC;
108 else
109 flags |= DRM_MODE_FLAG_PVSYNC;
110
111 pipe_config->adjusted_mode.flags |= flags;
112
113
114 if (INTEL_INFO(dev)->gen < 4) {
115 tmp = I915_READ(PFIT_CONTROL);
116
117 pipe_config->gmch_pfit.control |= tmp & PANEL_8TO6_DITHER_ENABLE;
118 }
119}
120
121
122
123
124
125static void intel_pre_pll_enable_lvds(struct intel_encoder *encoder)
126{
127 struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
128 struct drm_device *dev = encoder->base.dev;
129 struct drm_i915_private *dev_priv = dev->dev_private;
130 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
131 struct drm_display_mode *fixed_mode =
132 lvds_encoder->attached_connector->base.panel.fixed_mode;
133 int pipe = intel_crtc->pipe;
134 u32 temp;
135
136 temp = I915_READ(lvds_encoder->reg);
137 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
138
139 if (HAS_PCH_CPT(dev)) {
140 temp &= ~PORT_TRANS_SEL_MASK;
141 temp |= PORT_TRANS_SEL_CPT(pipe);
142 } else {
143 if (pipe == 1) {
144 temp |= LVDS_PIPEB_SELECT;
145 } else {
146 temp &= ~LVDS_PIPEB_SELECT;
147 }
148 }
149
150
151 temp &= ~LVDS_BORDER_ENABLE;
152 temp |= intel_crtc->config.gmch_pfit.lvds_border_bits;
153
154
155
156 if (lvds_encoder->is_dual_link)
157 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
158 else
159 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
160
161
162
163
164
165
166
167
168
169 if (INTEL_INFO(dev)->gen == 4) {
170
171
172 if (intel_crtc->config.dither &&
173 intel_crtc->config.pipe_bpp == 18)
174 temp |= LVDS_ENABLE_DITHER;
175 else
176 temp &= ~LVDS_ENABLE_DITHER;
177 }
178 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
179 if (fixed_mode->flags & DRM_MODE_FLAG_NHSYNC)
180 temp |= LVDS_HSYNC_POLARITY;
181 if (fixed_mode->flags & DRM_MODE_FLAG_NVSYNC)
182 temp |= LVDS_VSYNC_POLARITY;
183
184 I915_WRITE(lvds_encoder->reg, temp);
185}
186
187
188
189
190static void intel_enable_lvds(struct intel_encoder *encoder)
191{
192 struct drm_device *dev = encoder->base.dev;
193 struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
194 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
195 struct drm_i915_private *dev_priv = dev->dev_private;
196 u32 ctl_reg, stat_reg;
197
198 if (HAS_PCH_SPLIT(dev)) {
199 ctl_reg = PCH_PP_CONTROL;
200 stat_reg = PCH_PP_STATUS;
201 } else {
202 ctl_reg = PP_CONTROL;
203 stat_reg = PP_STATUS;
204 }
205
206 I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) | LVDS_PORT_EN);
207
208 I915_WRITE(ctl_reg, I915_READ(ctl_reg) | POWER_TARGET_ON);
209 POSTING_READ(lvds_encoder->reg);
210 if (wait_for((I915_READ(stat_reg) & PP_ON) != 0, 1000))
211 DRM_ERROR("timed out waiting for panel to power on\n");
212
213 intel_panel_enable_backlight(dev, intel_crtc->pipe);
214}
215
216static void intel_disable_lvds(struct intel_encoder *encoder)
217{
218 struct drm_device *dev = encoder->base.dev;
219 struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base);
220 struct drm_i915_private *dev_priv = dev->dev_private;
221 u32 ctl_reg, stat_reg;
222
223 if (HAS_PCH_SPLIT(dev)) {
224 ctl_reg = PCH_PP_CONTROL;
225 stat_reg = PCH_PP_STATUS;
226 } else {
227 ctl_reg = PP_CONTROL;
228 stat_reg = PP_STATUS;
229 }
230
231 intel_panel_disable_backlight(dev);
232
233 I915_WRITE(ctl_reg, I915_READ(ctl_reg) & ~POWER_TARGET_ON);
234 if (wait_for((I915_READ(stat_reg) & PP_ON) == 0, 1000))
235 DRM_ERROR("timed out waiting for panel to power off\n");
236
237 I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) & ~LVDS_PORT_EN);
238 POSTING_READ(lvds_encoder->reg);
239}
240
241static int intel_lvds_mode_valid(struct drm_connector *connector,
242 struct drm_display_mode *mode)
243{
244 struct intel_connector *intel_connector = to_intel_connector(connector);
245 struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode;
246
247 if (mode->hdisplay > fixed_mode->hdisplay)
248 return MODE_PANEL;
249 if (mode->vdisplay > fixed_mode->vdisplay)
250 return MODE_PANEL;
251
252 return MODE_OK;
253}
254
255static bool intel_lvds_compute_config(struct intel_encoder *intel_encoder,
256 struct intel_crtc_config *pipe_config)
257{
258 struct drm_device *dev = intel_encoder->base.dev;
259 struct drm_i915_private *dev_priv = dev->dev_private;
260 struct intel_lvds_encoder *lvds_encoder =
261 to_lvds_encoder(&intel_encoder->base);
262 struct intel_connector *intel_connector =
263 &lvds_encoder->attached_connector->base;
264 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
265 struct intel_crtc *intel_crtc = lvds_encoder->base.new_crtc;
266 unsigned int lvds_bpp;
267
268
269 if (INTEL_INFO(dev)->gen < 4 && intel_crtc->pipe == 0) {
270 DRM_ERROR("Can't support LVDS on pipe A\n");
271 return false;
272 }
273
274 if ((I915_READ(lvds_encoder->reg) & LVDS_A3_POWER_MASK) ==
275 LVDS_A3_POWER_UP)
276 lvds_bpp = 8*3;
277 else
278 lvds_bpp = 6*3;
279
280 if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) {
281 DRM_DEBUG_KMS("forcing display bpp (was %d) to LVDS (%d)\n",
282 pipe_config->pipe_bpp, lvds_bpp);
283 pipe_config->pipe_bpp = lvds_bpp;
284 }
285
286
287
288
289
290
291
292 intel_fixed_panel_mode(intel_connector->panel.fixed_mode,
293 adjusted_mode);
294
295 if (HAS_PCH_SPLIT(dev)) {
296 pipe_config->has_pch_encoder = true;
297
298 intel_pch_panel_fitting(intel_crtc, pipe_config,
299 intel_connector->panel.fitting_mode);
300 } else {
301 intel_gmch_panel_fitting(intel_crtc, pipe_config,
302 intel_connector->panel.fitting_mode);
303
304 }
305
306
307
308
309
310
311
312 return true;
313}
314
315static void intel_lvds_mode_set(struct drm_encoder *encoder,
316 struct drm_display_mode *mode,
317 struct drm_display_mode *adjusted_mode)
318{
319
320
321
322
323
324}
325
326
327
328
329
330
331
332
333static enum drm_connector_status
334intel_lvds_detect(struct drm_connector *connector, bool force)
335{
336 struct drm_device *dev = connector->dev;
337 enum drm_connector_status status;
338
339 status = intel_panel_detect(dev);
340 if (status != connector_status_unknown)
341 return status;
342
343 return connector_status_connected;
344}
345
346
347
348
349static int intel_lvds_get_modes(struct drm_connector *connector)
350{
351 struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector);
352 struct drm_device *dev = connector->dev;
353 struct drm_display_mode *mode;
354
355
356 if (!IS_ERR_OR_NULL(lvds_connector->base.edid))
357 return drm_add_edid_modes(connector, lvds_connector->base.edid);
358
359 mode = drm_mode_duplicate(dev, lvds_connector->base.panel.fixed_mode);
360 if (mode == NULL)
361 return 0;
362
363 drm_mode_probed_add(connector, mode);
364 return 1;
365}
366
367static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id)
368{
369 DRM_INFO("Skipping forced modeset for %s\n", id->ident);
370 return 1;
371}
372
373
374static const struct dmi_system_id intel_no_modeset_on_lid[] = {
375 {
376 .callback = intel_no_modeset_on_lid_dmi_callback,
377 .ident = "Toshiba Tecra A11",
378 .matches = {
379 DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
380 DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"),
381 },
382 },
383
384 { }
385};
386
387
388
389
390
391
392
393
394
395
396
397static int intel_lid_notify(struct notifier_block *nb, unsigned long val,
398 void *unused)
399{
400 struct intel_lvds_connector *lvds_connector =
401 container_of(nb, struct intel_lvds_connector, lid_notifier);
402 struct drm_connector *connector = &lvds_connector->base.base;
403 struct drm_device *dev = connector->dev;
404 struct drm_i915_private *dev_priv = dev->dev_private;
405
406 if (dev->switch_power_state != DRM_SWITCH_POWER_ON)
407 return NOTIFY_OK;
408
409 mutex_lock(&dev_priv->modeset_restore_lock);
410 if (dev_priv->modeset_restore == MODESET_SUSPENDED)
411 goto exit;
412
413
414
415
416 connector->status = connector->funcs->detect(connector, false);
417
418
419 if (dmi_check_system(intel_no_modeset_on_lid))
420 goto exit;
421 if (!acpi_lid_open()) {
422
423 dev_priv->modeset_restore = MODESET_ON_LID_OPEN;
424 goto exit;
425 }
426
427 if (dev_priv->modeset_restore == MODESET_DONE)
428 goto exit;
429
430 drm_modeset_lock_all(dev);
431 intel_modeset_setup_hw_state(dev, true);
432 drm_modeset_unlock_all(dev);
433
434 dev_priv->modeset_restore = MODESET_DONE;
435
436exit:
437 mutex_unlock(&dev_priv->modeset_restore_lock);
438 return NOTIFY_OK;
439}
440
441
442
443
444
445
446
447
448static void intel_lvds_destroy(struct drm_connector *connector)
449{
450 struct intel_lvds_connector *lvds_connector =
451 to_lvds_connector(connector);
452
453 if (lvds_connector->lid_notifier.notifier_call)
454 acpi_lid_notifier_unregister(&lvds_connector->lid_notifier);
455
456 if (!IS_ERR_OR_NULL(lvds_connector->base.edid))
457 kfree(lvds_connector->base.edid);
458
459 intel_panel_fini(&lvds_connector->base.panel);
460
461 drm_sysfs_connector_remove(connector);
462 drm_connector_cleanup(connector);
463 kfree(connector);
464}
465
466static int intel_lvds_set_property(struct drm_connector *connector,
467 struct drm_property *property,
468 uint64_t value)
469{
470 struct intel_connector *intel_connector = to_intel_connector(connector);
471 struct drm_device *dev = connector->dev;
472
473 if (property == dev->mode_config.scaling_mode_property) {
474 struct drm_crtc *crtc;
475
476 if (value == DRM_MODE_SCALE_NONE) {
477 DRM_DEBUG_KMS("no scaling not supported\n");
478 return -EINVAL;
479 }
480
481 if (intel_connector->panel.fitting_mode == value) {
482
483 return 0;
484 }
485 intel_connector->panel.fitting_mode = value;
486
487 crtc = intel_attached_encoder(connector)->base.crtc;
488 if (crtc && crtc->enabled) {
489
490
491
492
493 intel_crtc_restore_mode(crtc);
494 }
495 }
496
497 return 0;
498}
499
500static const struct drm_encoder_helper_funcs intel_lvds_helper_funcs = {
501 .mode_set = intel_lvds_mode_set,
502};
503
504static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = {
505 .get_modes = intel_lvds_get_modes,
506 .mode_valid = intel_lvds_mode_valid,
507 .best_encoder = intel_best_encoder,
508};
509
510static const struct drm_connector_funcs intel_lvds_connector_funcs = {
511 .dpms = intel_connector_dpms,
512 .detect = intel_lvds_detect,
513 .fill_modes = drm_helper_probe_single_connector_modes,
514 .set_property = intel_lvds_set_property,
515 .destroy = intel_lvds_destroy,
516};
517
518static const struct drm_encoder_funcs intel_lvds_enc_funcs = {
519 .destroy = intel_encoder_destroy,
520};
521
522static int __init intel_no_lvds_dmi_callback(const struct dmi_system_id *id)
523{
524 DRM_INFO("Skipping LVDS initialization for %s\n", id->ident);
525 return 1;
526}
527
528
529static const struct dmi_system_id intel_no_lvds[] = {
530 {
531 .callback = intel_no_lvds_dmi_callback,
532 .ident = "Apple Mac Mini (Core series)",
533 .matches = {
534 DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
535 DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"),
536 },
537 },
538 {
539 .callback = intel_no_lvds_dmi_callback,
540 .ident = "Apple Mac Mini (Core 2 series)",
541 .matches = {
542 DMI_MATCH(DMI_SYS_VENDOR, "Apple"),
543 DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"),
544 },
545 },
546 {
547 .callback = intel_no_lvds_dmi_callback,
548 .ident = "MSI IM-945GSE-A",
549 .matches = {
550 DMI_MATCH(DMI_SYS_VENDOR, "MSI"),
551 DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"),
552 },
553 },
554 {
555 .callback = intel_no_lvds_dmi_callback,
556 .ident = "Dell Studio Hybrid",
557 .matches = {
558 DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
559 DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"),
560 },
561 },
562 {
563 .callback = intel_no_lvds_dmi_callback,
564 .ident = "Dell OptiPlex FX170",
565 .matches = {
566 DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
567 DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"),
568 },
569 },
570 {
571 .callback = intel_no_lvds_dmi_callback,
572 .ident = "AOpen Mini PC",
573 .matches = {
574 DMI_MATCH(DMI_SYS_VENDOR, "AOpen"),
575 DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"),
576 },
577 },
578 {
579 .callback = intel_no_lvds_dmi_callback,
580 .ident = "AOpen Mini PC MP915",
581 .matches = {
582 DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
583 DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"),
584 },
585 },
586 {
587 .callback = intel_no_lvds_dmi_callback,
588 .ident = "AOpen i915GMm-HFS",
589 .matches = {
590 DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
591 DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"),
592 },
593 },
594 {
595 .callback = intel_no_lvds_dmi_callback,
596 .ident = "AOpen i45GMx-I",
597 .matches = {
598 DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"),
599 DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"),
600 },
601 },
602 {
603 .callback = intel_no_lvds_dmi_callback,
604 .ident = "Aopen i945GTt-VFA",
605 .matches = {
606 DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"),
607 },
608 },
609 {
610 .callback = intel_no_lvds_dmi_callback,
611 .ident = "Clientron U800",
612 .matches = {
613 DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
614 DMI_MATCH(DMI_PRODUCT_NAME, "U800"),
615 },
616 },
617 {
618 .callback = intel_no_lvds_dmi_callback,
619 .ident = "Clientron E830",
620 .matches = {
621 DMI_MATCH(DMI_SYS_VENDOR, "Clientron"),
622 DMI_MATCH(DMI_PRODUCT_NAME, "E830"),
623 },
624 },
625 {
626 .callback = intel_no_lvds_dmi_callback,
627 .ident = "Asus EeeBox PC EB1007",
628 .matches = {
629 DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."),
630 DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"),
631 },
632 },
633 {
634 .callback = intel_no_lvds_dmi_callback,
635 .ident = "Asus AT5NM10T-I",
636 .matches = {
637 DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."),
638 DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"),
639 },
640 },
641 {
642 .callback = intel_no_lvds_dmi_callback,
643 .ident = "Hewlett-Packard HP t5740",
644 .matches = {
645 DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
646 DMI_MATCH(DMI_PRODUCT_NAME, " t5740"),
647 },
648 },
649 {
650 .callback = intel_no_lvds_dmi_callback,
651 .ident = "Hewlett-Packard t5745",
652 .matches = {
653 DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
654 DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"),
655 },
656 },
657 {
658 .callback = intel_no_lvds_dmi_callback,
659 .ident = "Hewlett-Packard st5747",
660 .matches = {
661 DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
662 DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"),
663 },
664 },
665 {
666 .callback = intel_no_lvds_dmi_callback,
667 .ident = "MSI Wind Box DC500",
668 .matches = {
669 DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"),
670 DMI_MATCH(DMI_BOARD_NAME, "MS-7469"),
671 },
672 },
673 {
674 .callback = intel_no_lvds_dmi_callback,
675 .ident = "Gigabyte GA-D525TUD",
676 .matches = {
677 DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."),
678 DMI_MATCH(DMI_BOARD_NAME, "D525TUD"),
679 },
680 },
681 {
682 .callback = intel_no_lvds_dmi_callback,
683 .ident = "Supermicro X7SPA-H",
684 .matches = {
685 DMI_MATCH(DMI_SYS_VENDOR, "Supermicro"),
686 DMI_MATCH(DMI_PRODUCT_NAME, "X7SPA-H"),
687 },
688 },
689 {
690 .callback = intel_no_lvds_dmi_callback,
691 .ident = "Fujitsu Esprimo Q900",
692 .matches = {
693 DMI_MATCH(DMI_SYS_VENDOR, "FUJITSU"),
694 DMI_MATCH(DMI_PRODUCT_NAME, "ESPRIMO Q900"),
695 },
696 },
697 {
698 .callback = intel_no_lvds_dmi_callback,
699 .ident = "Intel D510MO",
700 .matches = {
701 DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
702 DMI_EXACT_MATCH(DMI_BOARD_NAME, "D510MO"),
703 },
704 },
705 {
706 .callback = intel_no_lvds_dmi_callback,
707 .ident = "Intel D525MW",
708 .matches = {
709 DMI_MATCH(DMI_BOARD_VENDOR, "Intel"),
710 DMI_EXACT_MATCH(DMI_BOARD_NAME, "D525MW"),
711 },
712 },
713
714 { }
715};
716
717
718
719
720
721
722
723
724static void intel_find_lvds_downclock(struct drm_device *dev,
725 struct drm_display_mode *fixed_mode,
726 struct drm_connector *connector)
727{
728 struct drm_i915_private *dev_priv = dev->dev_private;
729 struct drm_display_mode *scan;
730 int temp_downclock;
731
732 temp_downclock = fixed_mode->clock;
733 list_for_each_entry(scan, &connector->probed_modes, head) {
734
735
736
737
738
739
740
741 if (scan->hdisplay == fixed_mode->hdisplay &&
742 scan->hsync_start == fixed_mode->hsync_start &&
743 scan->hsync_end == fixed_mode->hsync_end &&
744 scan->htotal == fixed_mode->htotal &&
745 scan->vdisplay == fixed_mode->vdisplay &&
746 scan->vsync_start == fixed_mode->vsync_start &&
747 scan->vsync_end == fixed_mode->vsync_end &&
748 scan->vtotal == fixed_mode->vtotal) {
749 if (scan->clock < temp_downclock) {
750
751
752
753
754 temp_downclock = scan->clock;
755 }
756 }
757 }
758 if (temp_downclock < fixed_mode->clock && i915_lvds_downclock) {
759
760 dev_priv->lvds_downclock_avail = 1;
761 dev_priv->lvds_downclock = temp_downclock;
762 DRM_DEBUG_KMS("LVDS downclock is found in EDID. "
763 "Normal clock %dKhz, downclock %dKhz\n",
764 fixed_mode->clock, temp_downclock);
765 }
766}
767
768
769
770
771
772
773
774
775static bool lvds_is_present_in_vbt(struct drm_device *dev,
776 u8 *i2c_pin)
777{
778 struct drm_i915_private *dev_priv = dev->dev_private;
779 int i;
780
781 if (!dev_priv->vbt.child_dev_num)
782 return true;
783
784 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
785 struct child_device_config *child = dev_priv->vbt.child_dev + i;
786
787
788
789
790
791 if (child->device_type != DEVICE_TYPE_INT_LFP &&
792 child->device_type != DEVICE_TYPE_LFP)
793 continue;
794
795 if (intel_gmbus_is_port_valid(child->i2c_pin))
796 *i2c_pin = child->i2c_pin;
797
798
799
800
801
802
803 if (child->addin_offset)
804 return true;
805
806
807
808
809
810
811 if (dev_priv->opregion.vbt)
812 return true;
813 }
814
815 return false;
816}
817
818static int intel_dual_link_lvds_callback(const struct dmi_system_id *id)
819{
820 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident);
821 return 1;
822}
823
824static const struct dmi_system_id intel_dual_link_lvds[] = {
825 {
826 .callback = intel_dual_link_lvds_callback,
827 .ident = "Apple MacBook Pro (Core i5/i7 Series)",
828 .matches = {
829 DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."),
830 DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"),
831 },
832 },
833 { }
834};
835
836bool intel_is_dual_link_lvds(struct drm_device *dev)
837{
838 struct intel_encoder *encoder;
839 struct intel_lvds_encoder *lvds_encoder;
840
841 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
842 base.head) {
843 if (encoder->type == INTEL_OUTPUT_LVDS) {
844 lvds_encoder = to_lvds_encoder(&encoder->base);
845
846 return lvds_encoder->is_dual_link;
847 }
848 }
849
850 return false;
851}
852
853static bool compute_is_dual_link_lvds(struct intel_lvds_encoder *lvds_encoder)
854{
855 struct drm_device *dev = lvds_encoder->base.base.dev;
856 unsigned int val;
857 struct drm_i915_private *dev_priv = dev->dev_private;
858
859
860 if (i915_lvds_channel_mode > 0)
861 return i915_lvds_channel_mode == 2;
862
863 if (dmi_check_system(intel_dual_link_lvds))
864 return true;
865
866
867
868
869
870
871 val = I915_READ(lvds_encoder->reg);
872 if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED)))
873 val = dev_priv->vbt.bios_lvds_val;
874
875 return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP;
876}
877
878static bool intel_lvds_supported(struct drm_device *dev)
879{
880
881
882 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
883 return true;
884
885
886
887 if (INTEL_INFO(dev)->gen <= 4 && IS_MOBILE(dev) && !IS_I830(dev))
888 return true;
889
890 return false;
891}
892
893
894
895
896
897
898
899
900void intel_lvds_init(struct drm_device *dev)
901{
902 struct drm_i915_private *dev_priv = dev->dev_private;
903 struct intel_lvds_encoder *lvds_encoder;
904 struct intel_encoder *intel_encoder;
905 struct intel_lvds_connector *lvds_connector;
906 struct intel_connector *intel_connector;
907 struct drm_connector *connector;
908 struct drm_encoder *encoder;
909 struct drm_display_mode *scan;
910 struct drm_display_mode *fixed_mode = NULL;
911 struct edid *edid;
912 struct drm_crtc *crtc;
913 u32 lvds;
914 int pipe;
915 u8 pin;
916
917 if (!intel_lvds_supported(dev))
918 return;
919
920
921 if (dmi_check_system(intel_no_lvds))
922 return;
923
924 pin = GMBUS_PORT_PANEL;
925 if (!lvds_is_present_in_vbt(dev, &pin)) {
926 DRM_DEBUG_KMS("LVDS is not present in VBT\n");
927 return;
928 }
929
930 if (HAS_PCH_SPLIT(dev)) {
931 if ((I915_READ(PCH_LVDS) & LVDS_DETECTED) == 0)
932 return;
933 if (dev_priv->vbt.edp_support) {
934 DRM_DEBUG_KMS("disable LVDS for eDP support\n");
935 return;
936 }
937 }
938
939 lvds_encoder = kzalloc(sizeof(struct intel_lvds_encoder), GFP_KERNEL);
940 if (!lvds_encoder)
941 return;
942
943 lvds_connector = kzalloc(sizeof(struct intel_lvds_connector), GFP_KERNEL);
944 if (!lvds_connector) {
945 kfree(lvds_encoder);
946 return;
947 }
948
949 lvds_encoder->attached_connector = lvds_connector;
950
951 intel_encoder = &lvds_encoder->base;
952 encoder = &intel_encoder->base;
953 intel_connector = &lvds_connector->base;
954 connector = &intel_connector->base;
955 drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs,
956 DRM_MODE_CONNECTOR_LVDS);
957
958 drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs,
959 DRM_MODE_ENCODER_LVDS);
960
961 intel_encoder->enable = intel_enable_lvds;
962 intel_encoder->pre_pll_enable = intel_pre_pll_enable_lvds;
963 intel_encoder->compute_config = intel_lvds_compute_config;
964 intel_encoder->disable = intel_disable_lvds;
965 intel_encoder->get_hw_state = intel_lvds_get_hw_state;
966 intel_encoder->get_config = intel_lvds_get_config;
967 intel_connector->get_hw_state = intel_connector_get_hw_state;
968
969 intel_connector_attach_encoder(intel_connector, intel_encoder);
970 intel_encoder->type = INTEL_OUTPUT_LVDS;
971
972 intel_encoder->cloneable = false;
973 if (HAS_PCH_SPLIT(dev))
974 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
975 else if (IS_GEN4(dev))
976 intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
977 else
978 intel_encoder->crtc_mask = (1 << 1);
979
980 drm_encoder_helper_add(encoder, &intel_lvds_helper_funcs);
981 drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs);
982 connector->display_info.subpixel_order = SubPixelHorizontalRGB;
983 connector->interlace_allowed = false;
984 connector->doublescan_allowed = false;
985
986 if (HAS_PCH_SPLIT(dev)) {
987 lvds_encoder->reg = PCH_LVDS;
988 } else {
989 lvds_encoder->reg = LVDS;
990 }
991
992
993 drm_mode_create_scaling_mode_property(dev);
994 drm_object_attach_property(&connector->base,
995 dev->mode_config.scaling_mode_property,
996 DRM_MODE_SCALE_ASPECT);
997 intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT;
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012 edid = drm_get_edid(connector, intel_gmbus_get_adapter(dev_priv, pin));
1013 if (edid) {
1014 if (drm_add_edid_modes(connector, edid)) {
1015 drm_mode_connector_update_edid_property(connector,
1016 edid);
1017 } else {
1018 kfree(edid);
1019 edid = ERR_PTR(-EINVAL);
1020 }
1021 } else {
1022 edid = ERR_PTR(-ENOENT);
1023 }
1024 lvds_connector->base.edid = edid;
1025
1026 if (IS_ERR_OR_NULL(edid)) {
1027
1028
1029
1030
1031 connector->display_info.min_vfreq = 0;
1032 connector->display_info.max_vfreq = 200;
1033 connector->display_info.min_hfreq = 0;
1034 connector->display_info.max_hfreq = 200;
1035 }
1036
1037 list_for_each_entry(scan, &connector->probed_modes, head) {
1038 if (scan->type & DRM_MODE_TYPE_PREFERRED) {
1039 DRM_DEBUG_KMS("using preferred mode from EDID: ");
1040 drm_mode_debug_printmodeline(scan);
1041
1042 fixed_mode = drm_mode_duplicate(dev, scan);
1043 if (fixed_mode) {
1044 intel_find_lvds_downclock(dev, fixed_mode,
1045 connector);
1046 goto out;
1047 }
1048 }
1049 }
1050
1051
1052 if (dev_priv->vbt.lfp_lvds_vbt_mode) {
1053 DRM_DEBUG_KMS("using mode from VBT: ");
1054 drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode);
1055
1056 fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode);
1057 if (fixed_mode) {
1058 fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
1059 goto out;
1060 }
1061 }
1062
1063
1064
1065
1066
1067
1068
1069
1070 if (HAS_PCH_SPLIT(dev))
1071 goto failed;
1072
1073 lvds = I915_READ(LVDS);
1074 pipe = (lvds & LVDS_PIPEB_SELECT) ? 1 : 0;
1075 crtc = intel_get_crtc_for_pipe(dev, pipe);
1076
1077 if (crtc && (lvds & LVDS_PORT_EN)) {
1078 fixed_mode = intel_crtc_mode_get(dev, crtc);
1079 if (fixed_mode) {
1080 DRM_DEBUG_KMS("using current (BIOS) mode: ");
1081 drm_mode_debug_printmodeline(fixed_mode);
1082 fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
1083 goto out;
1084 }
1085 }
1086
1087
1088 if (!fixed_mode)
1089 goto failed;
1090
1091out:
1092 lvds_encoder->is_dual_link = compute_is_dual_link_lvds(lvds_encoder);
1093 DRM_DEBUG_KMS("detected %s-link lvds configuration\n",
1094 lvds_encoder->is_dual_link ? "dual" : "single");
1095
1096
1097
1098
1099
1100 if (HAS_PCH_SPLIT(dev)) {
1101 I915_WRITE(PCH_PP_CONTROL,
1102 I915_READ(PCH_PP_CONTROL) | PANEL_UNLOCK_REGS);
1103 } else {
1104 I915_WRITE(PP_CONTROL,
1105 I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS);
1106 }
1107 lvds_connector->lid_notifier.notifier_call = intel_lid_notify;
1108 if (acpi_lid_notifier_register(&lvds_connector->lid_notifier)) {
1109 DRM_DEBUG_KMS("lid notifier registration failed\n");
1110 lvds_connector->lid_notifier.notifier_call = NULL;
1111 }
1112 drm_sysfs_connector_add(connector);
1113
1114 intel_panel_init(&intel_connector->panel, fixed_mode);
1115 intel_panel_setup_backlight(connector);
1116
1117 return;
1118
1119failed:
1120 DRM_DEBUG_KMS("No LVDS modes found, disabling.\n");
1121 drm_connector_cleanup(connector);
1122 drm_encoder_cleanup(encoder);
1123 if (fixed_mode)
1124 drm_mode_destroy(dev, fixed_mode);
1125 kfree(lvds_encoder);
1126 kfree(lvds_connector);
1127 return;
1128}
1129