1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24#include <linux/module.h>
25#include <linux/kernel.h>
26#include <linux/i2c.h>
27#include <linux/videodev2.h>
28#include <linux/slab.h>
29#include <media/v4l2-device.h>
30#include <media/upd64031a.h>
31
32
33
34
35#define GR_MODE_MASK 0xc0
36#define DIRECT_3DYCS_CONNECT_MASK 0xc0
37#define SYNC_CIRCUIT_MASK 0xa0
38
39
40
41MODULE_DESCRIPTION("uPD64031A driver");
42MODULE_AUTHOR("T. Adachi, Takeru KOMORIYA, Hans Verkuil");
43MODULE_LICENSE("GPL");
44
45static int debug;
46module_param(debug, int, 0644);
47
48MODULE_PARM_DESC(debug, "Debug level (0-1)");
49
50
51enum {
52 R00 = 0, R01, R02, R03, R04,
53 R05, R06, R07, R08, R09,
54 R0A, R0B, R0C, R0D, R0E, R0F,
55
56
57
58
59 TOT_REGS
60};
61
62struct upd64031a_state {
63 struct v4l2_subdev sd;
64 u8 regs[TOT_REGS];
65 u8 gr_mode;
66 u8 direct_3dycs_connect;
67 u8 ext_comp_sync;
68 u8 ext_vert_sync;
69};
70
71static inline struct upd64031a_state *to_state(struct v4l2_subdev *sd)
72{
73 return container_of(sd, struct upd64031a_state, sd);
74}
75
76static u8 upd64031a_init[] = {
77 0x00, 0xb8, 0x48, 0xd2, 0xe6,
78 0x03, 0x10, 0x0b, 0xaf, 0x7f,
79 0x00, 0x00, 0x1d, 0x5e, 0x00,
80 0xd0
81};
82
83
84
85static u8 upd64031a_read(struct v4l2_subdev *sd, u8 reg)
86{
87 struct i2c_client *client = v4l2_get_subdevdata(sd);
88 u8 buf[2];
89
90 if (reg >= sizeof(buf))
91 return 0xff;
92 i2c_master_recv(client, buf, 2);
93 return buf[reg];
94}
95
96
97
98static void upd64031a_write(struct v4l2_subdev *sd, u8 reg, u8 val)
99{
100 struct i2c_client *client = v4l2_get_subdevdata(sd);
101 u8 buf[2];
102
103 buf[0] = reg;
104 buf[1] = val;
105 v4l2_dbg(1, debug, sd, "write reg: %02X val: %02X\n", reg, val);
106 if (i2c_master_send(client, buf, 2) != 2)
107 v4l2_err(sd, "I/O error write 0x%02x/0x%02x\n", reg, val);
108}
109
110
111
112
113static int upd64031a_s_frequency(struct v4l2_subdev *sd, const struct v4l2_frequency *freq)
114{
115 struct upd64031a_state *state = to_state(sd);
116 u8 reg = state->regs[R00];
117
118 v4l2_dbg(1, debug, sd, "changed input or channel\n");
119 upd64031a_write(sd, R00, reg | 0x10);
120 upd64031a_write(sd, R00, reg & ~0x10);
121 return 0;
122}
123
124
125
126static int upd64031a_s_routing(struct v4l2_subdev *sd,
127 u32 input, u32 output, u32 config)
128{
129 struct upd64031a_state *state = to_state(sd);
130 u8 r00, r05, r08;
131
132 state->gr_mode = (input & 3) << 6;
133 state->direct_3dycs_connect = (input & 0xc) << 4;
134 state->ext_comp_sync =
135 (input & UPD64031A_COMPOSITE_EXTERNAL) << 1;
136 state->ext_vert_sync =
137 (input & UPD64031A_VERTICAL_EXTERNAL) << 2;
138 r00 = (state->regs[R00] & ~GR_MODE_MASK) | state->gr_mode;
139 r05 = (state->regs[R00] & ~SYNC_CIRCUIT_MASK) |
140 state->ext_comp_sync | state->ext_vert_sync;
141 r08 = (state->regs[R08] & ~DIRECT_3DYCS_CONNECT_MASK) |
142 state->direct_3dycs_connect;
143 upd64031a_write(sd, R00, r00);
144 upd64031a_write(sd, R05, r05);
145 upd64031a_write(sd, R08, r08);
146 return upd64031a_s_frequency(sd, NULL);
147}
148
149static int upd64031a_log_status(struct v4l2_subdev *sd)
150{
151 v4l2_info(sd, "Status: SA00=0x%02x SA01=0x%02x\n",
152 upd64031a_read(sd, 0), upd64031a_read(sd, 1));
153 return 0;
154}
155
156#ifdef CONFIG_VIDEO_ADV_DEBUG
157static int upd64031a_g_register(struct v4l2_subdev *sd, struct v4l2_dbg_register *reg)
158{
159 reg->val = upd64031a_read(sd, reg->reg & 0xff);
160 reg->size = 1;
161 return 0;
162}
163
164static int upd64031a_s_register(struct v4l2_subdev *sd, const struct v4l2_dbg_register *reg)
165{
166 upd64031a_write(sd, reg->reg & 0xff, reg->val & 0xff);
167 return 0;
168}
169#endif
170
171
172
173static const struct v4l2_subdev_core_ops upd64031a_core_ops = {
174 .log_status = upd64031a_log_status,
175#ifdef CONFIG_VIDEO_ADV_DEBUG
176 .g_register = upd64031a_g_register,
177 .s_register = upd64031a_s_register,
178#endif
179};
180
181static const struct v4l2_subdev_tuner_ops upd64031a_tuner_ops = {
182 .s_frequency = upd64031a_s_frequency,
183};
184
185static const struct v4l2_subdev_video_ops upd64031a_video_ops = {
186 .s_routing = upd64031a_s_routing,
187};
188
189static const struct v4l2_subdev_ops upd64031a_ops = {
190 .core = &upd64031a_core_ops,
191 .tuner = &upd64031a_tuner_ops,
192 .video = &upd64031a_video_ops,
193};
194
195
196
197
198
199static int upd64031a_probe(struct i2c_client *client,
200 const struct i2c_device_id *id)
201{
202 struct upd64031a_state *state;
203 struct v4l2_subdev *sd;
204 int i;
205
206 if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_BYTE_DATA))
207 return -EIO;
208
209 v4l_info(client, "chip found @ 0x%x (%s)\n",
210 client->addr << 1, client->adapter->name);
211
212 state = devm_kzalloc(&client->dev, sizeof(*state), GFP_KERNEL);
213 if (state == NULL)
214 return -ENOMEM;
215 sd = &state->sd;
216 v4l2_i2c_subdev_init(sd, client, &upd64031a_ops);
217 memcpy(state->regs, upd64031a_init, sizeof(state->regs));
218 state->gr_mode = UPD64031A_GR_ON << 6;
219 state->direct_3dycs_connect = UPD64031A_3DYCS_COMPOSITE << 4;
220 state->ext_comp_sync = state->ext_vert_sync = 0;
221 for (i = 0; i < TOT_REGS; i++)
222 upd64031a_write(sd, i, state->regs[i]);
223 return 0;
224}
225
226static int upd64031a_remove(struct i2c_client *client)
227{
228 struct v4l2_subdev *sd = i2c_get_clientdata(client);
229
230 v4l2_device_unregister_subdev(sd);
231 return 0;
232}
233
234
235
236static const struct i2c_device_id upd64031a_id[] = {
237 { "upd64031a", 0 },
238 { }
239};
240MODULE_DEVICE_TABLE(i2c, upd64031a_id);
241
242static struct i2c_driver upd64031a_driver = {
243 .driver = {
244 .owner = THIS_MODULE,
245 .name = "upd64031a",
246 },
247 .probe = upd64031a_probe,
248 .remove = upd64031a_remove,
249 .id_table = upd64031a_id,
250};
251
252module_i2c_driver(upd64031a_driver);
253
