1
2
3
4
5
6
7
8
9
10
11
12
13
14#define pr_fmt(fmt) "s5p-tv (hdmi_drv): " fmt
15
16#ifdef CONFIG_VIDEO_SAMSUNG_S5P_HDMI_DEBUG
17#define DEBUG
18#endif
19
20#include <linux/kernel.h>
21#include <linux/slab.h>
22#include <linux/io.h>
23#include <linux/i2c.h>
24#include <linux/platform_device.h>
25#include <media/v4l2-subdev.h>
26#include <linux/module.h>
27#include <linux/interrupt.h>
28#include <linux/irq.h>
29#include <linux/delay.h>
30#include <linux/bug.h>
31#include <linux/pm_runtime.h>
32#include <linux/clk.h>
33#include <linux/regulator/consumer.h>
34#include <linux/v4l2-dv-timings.h>
35
36#include <media/s5p_hdmi.h>
37#include <media/v4l2-common.h>
38#include <media/v4l2-dev.h>
39#include <media/v4l2-device.h>
40
41#include "regs-hdmi.h"
42
43MODULE_AUTHOR("Tomasz Stanislawski, <t.stanislaws@samsung.com>");
44MODULE_DESCRIPTION("Samsung HDMI");
45MODULE_LICENSE("GPL");
46
47struct hdmi_pulse {
48 u32 beg;
49 u32 end;
50};
51
52struct hdmi_timings {
53 struct hdmi_pulse hact;
54 u32 hsyn_pol;
55 struct hdmi_pulse hsyn;
56 u32 interlaced;
57 struct hdmi_pulse vact[2];
58 u32 vsyn_pol;
59 u32 vsyn_off;
60 struct hdmi_pulse vsyn[2];
61};
62
63struct hdmi_resources {
64 struct clk *hdmi;
65 struct clk *sclk_hdmi;
66 struct clk *sclk_pixel;
67 struct clk *sclk_hdmiphy;
68 struct clk *hdmiphy;
69 struct regulator_bulk_data *regul_bulk;
70 int regul_count;
71};
72
73struct hdmi_device {
74
75 void __iomem *regs;
76
77 unsigned int irq;
78
79 struct device *dev;
80
81 struct v4l2_subdev sd;
82
83 struct v4l2_device v4l2_dev;
84
85 struct v4l2_subdev *phy_sd;
86
87 struct v4l2_subdev *mhl_sd;
88
89 const struct hdmi_timings *cur_conf;
90
91 int cur_conf_dirty;
92
93 struct v4l2_dv_timings cur_timings;
94
95 struct hdmi_resources res;
96};
97
98static struct platform_device_id hdmi_driver_types[] = {
99 {
100 .name = "s5pv210-hdmi",
101 }, {
102 .name = "exynos4-hdmi",
103 }, {
104
105 }
106};
107
108static const struct v4l2_subdev_ops hdmi_sd_ops;
109
110static struct hdmi_device *sd_to_hdmi_dev(struct v4l2_subdev *sd)
111{
112 return container_of(sd, struct hdmi_device, sd);
113}
114
115static inline
116void hdmi_write(struct hdmi_device *hdev, u32 reg_id, u32 value)
117{
118 writel(value, hdev->regs + reg_id);
119}
120
121static inline
122void hdmi_write_mask(struct hdmi_device *hdev, u32 reg_id, u32 value, u32 mask)
123{
124 u32 old = readl(hdev->regs + reg_id);
125 value = (value & mask) | (old & ~mask);
126 writel(value, hdev->regs + reg_id);
127}
128
129static inline
130void hdmi_writeb(struct hdmi_device *hdev, u32 reg_id, u8 value)
131{
132 writeb(value, hdev->regs + reg_id);
133}
134
135static inline
136void hdmi_writebn(struct hdmi_device *hdev, u32 reg_id, int n, u32 value)
137{
138 switch (n) {
139 default:
140 writeb(value >> 24, hdev->regs + reg_id + 12);
141 case 3:
142 writeb(value >> 16, hdev->regs + reg_id + 8);
143 case 2:
144 writeb(value >> 8, hdev->regs + reg_id + 4);
145 case 1:
146 writeb(value >> 0, hdev->regs + reg_id + 0);
147 }
148}
149
150static inline u32 hdmi_read(struct hdmi_device *hdev, u32 reg_id)
151{
152 return readl(hdev->regs + reg_id);
153}
154
155static irqreturn_t hdmi_irq_handler(int irq, void *dev_data)
156{
157 struct hdmi_device *hdev = dev_data;
158 u32 intc_flag;
159
160 (void)irq;
161 intc_flag = hdmi_read(hdev, HDMI_INTC_FLAG);
162
163 if (intc_flag & HDMI_INTC_FLAG_HPD_UNPLUG) {
164 pr_info("unplugged\n");
165 hdmi_write_mask(hdev, HDMI_INTC_FLAG, ~0,
166 HDMI_INTC_FLAG_HPD_UNPLUG);
167 }
168 if (intc_flag & HDMI_INTC_FLAG_HPD_PLUG) {
169 pr_info("plugged\n");
170 hdmi_write_mask(hdev, HDMI_INTC_FLAG, ~0,
171 HDMI_INTC_FLAG_HPD_PLUG);
172 }
173
174 return IRQ_HANDLED;
175}
176
177static void hdmi_reg_init(struct hdmi_device *hdev)
178{
179
180 hdmi_write_mask(hdev, HDMI_INTC_CON, ~0, HDMI_INTC_EN_GLOBAL |
181 HDMI_INTC_EN_HPD_PLUG | HDMI_INTC_EN_HPD_UNPLUG);
182
183 hdmi_write_mask(hdev, HDMI_MODE_SEL,
184 HDMI_MODE_DVI_EN, HDMI_MODE_MASK);
185 hdmi_write_mask(hdev, HDMI_CON_2, ~0,
186 HDMI_DVI_PERAMBLE_EN | HDMI_DVI_BAND_EN);
187
188 hdmi_write_mask(hdev, HDMI_CON_0, 0, HDMI_BLUE_SCR_EN);
189
190 hdmi_writeb(hdev, HDMI_BLUE_SCREEN_0, 0x12);
191 hdmi_writeb(hdev, HDMI_BLUE_SCREEN_1, 0x34);
192 hdmi_writeb(hdev, HDMI_BLUE_SCREEN_2, 0x56);
193}
194
195static void hdmi_timing_apply(struct hdmi_device *hdev,
196 const struct hdmi_timings *t)
197{
198
199 hdmi_writebn(hdev, HDMI_H_BLANK_0, 2, t->hact.beg);
200 hdmi_writebn(hdev, HDMI_H_SYNC_GEN_0, 3,
201 (t->hsyn_pol << 20) | (t->hsyn.end << 10) | t->hsyn.beg);
202 hdmi_writeb(hdev, HDMI_VSYNC_POL, t->vsyn_pol);
203 hdmi_writebn(hdev, HDMI_V_BLANK_0, 3,
204 (t->vact[0].beg << 11) | t->vact[0].end);
205 hdmi_writebn(hdev, HDMI_V_SYNC_GEN_1_0, 3,
206 (t->vsyn[0].beg << 12) | t->vsyn[0].end);
207 if (t->interlaced) {
208 u32 vsyn_trans = t->hsyn.beg + t->vsyn_off;
209
210 hdmi_writeb(hdev, HDMI_INT_PRO_MODE, 1);
211 hdmi_writebn(hdev, HDMI_H_V_LINE_0, 3,
212 (t->hact.end << 12) | t->vact[1].end);
213 hdmi_writebn(hdev, HDMI_V_BLANK_F_0, 3,
214 (t->vact[1].end << 11) | t->vact[1].beg);
215 hdmi_writebn(hdev, HDMI_V_SYNC_GEN_2_0, 3,
216 (t->vsyn[1].beg << 12) | t->vsyn[1].end);
217 hdmi_writebn(hdev, HDMI_V_SYNC_GEN_3_0, 3,
218 (vsyn_trans << 12) | vsyn_trans);
219 } else {
220 hdmi_writeb(hdev, HDMI_INT_PRO_MODE, 0);
221 hdmi_writebn(hdev, HDMI_H_V_LINE_0, 3,
222 (t->hact.end << 12) | t->vact[0].end);
223 }
224
225
226 hdmi_writebn(hdev, HDMI_TG_H_FSZ_L, 2, t->hact.end);
227 hdmi_writebn(hdev, HDMI_TG_HACT_ST_L, 2, t->hact.beg);
228 hdmi_writebn(hdev, HDMI_TG_HACT_SZ_L, 2, t->hact.end - t->hact.beg);
229 hdmi_writebn(hdev, HDMI_TG_VSYNC_L, 2, t->vsyn[0].beg);
230 hdmi_writebn(hdev, HDMI_TG_VACT_ST_L, 2, t->vact[0].beg);
231 hdmi_writebn(hdev, HDMI_TG_VACT_SZ_L, 2,
232 t->vact[0].end - t->vact[0].beg);
233 hdmi_writebn(hdev, HDMI_TG_VSYNC_TOP_HDMI_L, 2, t->vsyn[0].beg);
234 hdmi_writebn(hdev, HDMI_TG_FIELD_TOP_HDMI_L, 2, t->vsyn[0].beg);
235 if (t->interlaced) {
236 hdmi_write_mask(hdev, HDMI_TG_CMD, ~0, HDMI_TG_FIELD_EN);
237 hdmi_writebn(hdev, HDMI_TG_V_FSZ_L, 2, t->vact[1].end);
238 hdmi_writebn(hdev, HDMI_TG_VSYNC2_L, 2, t->vsyn[1].beg);
239 hdmi_writebn(hdev, HDMI_TG_FIELD_CHG_L, 2, t->vact[0].end);
240 hdmi_writebn(hdev, HDMI_TG_VACT_ST2_L, 2, t->vact[1].beg);
241 hdmi_writebn(hdev, HDMI_TG_VSYNC_BOT_HDMI_L, 2, t->vsyn[1].beg);
242 hdmi_writebn(hdev, HDMI_TG_FIELD_BOT_HDMI_L, 2, t->vsyn[1].beg);
243 } else {
244 hdmi_write_mask(hdev, HDMI_TG_CMD, 0, HDMI_TG_FIELD_EN);
245 hdmi_writebn(hdev, HDMI_TG_V_FSZ_L, 2, t->vact[0].end);
246 }
247}
248
249static int hdmi_conf_apply(struct hdmi_device *hdmi_dev)
250{
251 struct device *dev = hdmi_dev->dev;
252 const struct hdmi_timings *conf = hdmi_dev->cur_conf;
253 int ret;
254
255 dev_dbg(dev, "%s\n", __func__);
256
257
258 if (!hdmi_dev->cur_conf_dirty)
259 return 0;
260
261
262 hdmi_write_mask(hdmi_dev, HDMI_PHY_RSTOUT, ~0, HDMI_PHY_SW_RSTOUT);
263 mdelay(10);
264 hdmi_write_mask(hdmi_dev, HDMI_PHY_RSTOUT, 0, HDMI_PHY_SW_RSTOUT);
265 mdelay(10);
266
267
268 ret = v4l2_subdev_call(hdmi_dev->phy_sd, video, s_dv_timings,
269 &hdmi_dev->cur_timings);
270 if (ret) {
271 dev_err(dev, "failed to set timings\n");
272 return ret;
273 }
274
275
276 hdmi_write_mask(hdmi_dev, HDMI_CORE_RSTOUT, 0, HDMI_CORE_SW_RSTOUT);
277 mdelay(10);
278 hdmi_write_mask(hdmi_dev, HDMI_CORE_RSTOUT, ~0, HDMI_CORE_SW_RSTOUT);
279 mdelay(10);
280
281 hdmi_reg_init(hdmi_dev);
282
283
284 hdmi_timing_apply(hdmi_dev, conf);
285
286 hdmi_dev->cur_conf_dirty = 0;
287
288 return 0;
289}
290
291static void hdmi_dumpregs(struct hdmi_device *hdev, char *prefix)
292{
293#define DUMPREG(reg_id) \
294 dev_dbg(hdev->dev, "%s:" #reg_id " = %08x\n", prefix, \
295 readl(hdev->regs + reg_id))
296
297 dev_dbg(hdev->dev, "%s: ---- CONTROL REGISTERS ----\n", prefix);
298 DUMPREG(HDMI_INTC_FLAG);
299 DUMPREG(HDMI_INTC_CON);
300 DUMPREG(HDMI_HPD_STATUS);
301 DUMPREG(HDMI_PHY_RSTOUT);
302 DUMPREG(HDMI_PHY_VPLL);
303 DUMPREG(HDMI_PHY_CMU);
304 DUMPREG(HDMI_CORE_RSTOUT);
305
306 dev_dbg(hdev->dev, "%s: ---- CORE REGISTERS ----\n", prefix);
307 DUMPREG(HDMI_CON_0);
308 DUMPREG(HDMI_CON_1);
309 DUMPREG(HDMI_CON_2);
310 DUMPREG(HDMI_SYS_STATUS);
311 DUMPREG(HDMI_PHY_STATUS);
312 DUMPREG(HDMI_STATUS_EN);
313 DUMPREG(HDMI_HPD);
314 DUMPREG(HDMI_MODE_SEL);
315 DUMPREG(HDMI_HPD_GEN);
316 DUMPREG(HDMI_DC_CONTROL);
317 DUMPREG(HDMI_VIDEO_PATTERN_GEN);
318
319 dev_dbg(hdev->dev, "%s: ---- CORE SYNC REGISTERS ----\n", prefix);
320 DUMPREG(HDMI_H_BLANK_0);
321 DUMPREG(HDMI_H_BLANK_1);
322 DUMPREG(HDMI_V_BLANK_0);
323 DUMPREG(HDMI_V_BLANK_1);
324 DUMPREG(HDMI_V_BLANK_2);
325 DUMPREG(HDMI_H_V_LINE_0);
326 DUMPREG(HDMI_H_V_LINE_1);
327 DUMPREG(HDMI_H_V_LINE_2);
328 DUMPREG(HDMI_VSYNC_POL);
329 DUMPREG(HDMI_INT_PRO_MODE);
330 DUMPREG(HDMI_V_BLANK_F_0);
331 DUMPREG(HDMI_V_BLANK_F_1);
332 DUMPREG(HDMI_V_BLANK_F_2);
333 DUMPREG(HDMI_H_SYNC_GEN_0);
334 DUMPREG(HDMI_H_SYNC_GEN_1);
335 DUMPREG(HDMI_H_SYNC_GEN_2);
336 DUMPREG(HDMI_V_SYNC_GEN_1_0);
337 DUMPREG(HDMI_V_SYNC_GEN_1_1);
338 DUMPREG(HDMI_V_SYNC_GEN_1_2);
339 DUMPREG(HDMI_V_SYNC_GEN_2_0);
340 DUMPREG(HDMI_V_SYNC_GEN_2_1);
341 DUMPREG(HDMI_V_SYNC_GEN_2_2);
342 DUMPREG(HDMI_V_SYNC_GEN_3_0);
343 DUMPREG(HDMI_V_SYNC_GEN_3_1);
344 DUMPREG(HDMI_V_SYNC_GEN_3_2);
345
346 dev_dbg(hdev->dev, "%s: ---- TG REGISTERS ----\n", prefix);
347 DUMPREG(HDMI_TG_CMD);
348 DUMPREG(HDMI_TG_H_FSZ_L);
349 DUMPREG(HDMI_TG_H_FSZ_H);
350 DUMPREG(HDMI_TG_HACT_ST_L);
351 DUMPREG(HDMI_TG_HACT_ST_H);
352 DUMPREG(HDMI_TG_HACT_SZ_L);
353 DUMPREG(HDMI_TG_HACT_SZ_H);
354 DUMPREG(HDMI_TG_V_FSZ_L);
355 DUMPREG(HDMI_TG_V_FSZ_H);
356 DUMPREG(HDMI_TG_VSYNC_L);
357 DUMPREG(HDMI_TG_VSYNC_H);
358 DUMPREG(HDMI_TG_VSYNC2_L);
359 DUMPREG(HDMI_TG_VSYNC2_H);
360 DUMPREG(HDMI_TG_VACT_ST_L);
361 DUMPREG(HDMI_TG_VACT_ST_H);
362 DUMPREG(HDMI_TG_VACT_SZ_L);
363 DUMPREG(HDMI_TG_VACT_SZ_H);
364 DUMPREG(HDMI_TG_FIELD_CHG_L);
365 DUMPREG(HDMI_TG_FIELD_CHG_H);
366 DUMPREG(HDMI_TG_VACT_ST2_L);
367 DUMPREG(HDMI_TG_VACT_ST2_H);
368 DUMPREG(HDMI_TG_VSYNC_TOP_HDMI_L);
369 DUMPREG(HDMI_TG_VSYNC_TOP_HDMI_H);
370 DUMPREG(HDMI_TG_VSYNC_BOT_HDMI_L);
371 DUMPREG(HDMI_TG_VSYNC_BOT_HDMI_H);
372 DUMPREG(HDMI_TG_FIELD_TOP_HDMI_L);
373 DUMPREG(HDMI_TG_FIELD_TOP_HDMI_H);
374 DUMPREG(HDMI_TG_FIELD_BOT_HDMI_L);
375 DUMPREG(HDMI_TG_FIELD_BOT_HDMI_H);
376#undef DUMPREG
377}
378
379static const struct hdmi_timings hdmi_timings_480p = {
380 .hact = { .beg = 138, .end = 858 },
381 .hsyn_pol = 1,
382 .hsyn = { .beg = 16, .end = 16 + 62 },
383 .interlaced = 0,
384 .vact[0] = { .beg = 42 + 3, .end = 522 + 3 },
385 .vsyn_pol = 1,
386 .vsyn[0] = { .beg = 6 + 3, .end = 12 + 3},
387};
388
389static const struct hdmi_timings hdmi_timings_576p50 = {
390 .hact = { .beg = 144, .end = 864 },
391 .hsyn_pol = 1,
392 .hsyn = { .beg = 12, .end = 12 + 64 },
393 .interlaced = 0,
394 .vact[0] = { .beg = 44 + 5, .end = 620 + 5 },
395 .vsyn_pol = 1,
396 .vsyn[0] = { .beg = 0 + 5, .end = 5 + 5},
397};
398
399static const struct hdmi_timings hdmi_timings_720p60 = {
400 .hact = { .beg = 370, .end = 1650 },
401 .hsyn_pol = 0,
402 .hsyn = { .beg = 110, .end = 110 + 40 },
403 .interlaced = 0,
404 .vact[0] = { .beg = 25 + 5, .end = 745 + 5 },
405 .vsyn_pol = 0,
406 .vsyn[0] = { .beg = 0 + 5, .end = 5 + 5},
407};
408
409static const struct hdmi_timings hdmi_timings_720p50 = {
410 .hact = { .beg = 700, .end = 1980 },
411 .hsyn_pol = 0,
412 .hsyn = { .beg = 440, .end = 440 + 40 },
413 .interlaced = 0,
414 .vact[0] = { .beg = 25 + 5, .end = 745 + 5 },
415 .vsyn_pol = 0,
416 .vsyn[0] = { .beg = 0 + 5, .end = 5 + 5},
417};
418
419static const struct hdmi_timings hdmi_timings_1080p24 = {
420 .hact = { .beg = 830, .end = 2750 },
421 .hsyn_pol = 0,
422 .hsyn = { .beg = 638, .end = 638 + 44 },
423 .interlaced = 0,
424 .vact[0] = { .beg = 41 + 4, .end = 1121 + 4 },
425 .vsyn_pol = 0,
426 .vsyn[0] = { .beg = 0 + 4, .end = 5 + 4},
427};
428
429static const struct hdmi_timings hdmi_timings_1080p60 = {
430 .hact = { .beg = 280, .end = 2200 },
431 .hsyn_pol = 0,
432 .hsyn = { .beg = 88, .end = 88 + 44 },
433 .interlaced = 0,
434 .vact[0] = { .beg = 41 + 4, .end = 1121 + 4 },
435 .vsyn_pol = 0,
436 .vsyn[0] = { .beg = 0 + 4, .end = 5 + 4},
437};
438
439static const struct hdmi_timings hdmi_timings_1080i60 = {
440 .hact = { .beg = 280, .end = 2200 },
441 .hsyn_pol = 0,
442 .hsyn = { .beg = 88, .end = 88 + 44 },
443 .interlaced = 1,
444 .vact[0] = { .beg = 20 + 2, .end = 560 + 2 },
445 .vact[1] = { .beg = 583 + 2, .end = 1123 + 2 },
446 .vsyn_pol = 0,
447 .vsyn_off = 1100,
448 .vsyn[0] = { .beg = 0 + 2, .end = 5 + 2},
449 .vsyn[1] = { .beg = 562 + 2, .end = 567 + 2},
450};
451
452static const struct hdmi_timings hdmi_timings_1080i50 = {
453 .hact = { .beg = 720, .end = 2640 },
454 .hsyn_pol = 0,
455 .hsyn = { .beg = 528, .end = 528 + 44 },
456 .interlaced = 1,
457 .vact[0] = { .beg = 20 + 2, .end = 560 + 2 },
458 .vact[1] = { .beg = 583 + 2, .end = 1123 + 2 },
459 .vsyn_pol = 0,
460 .vsyn_off = 1320,
461 .vsyn[0] = { .beg = 0 + 2, .end = 5 + 2},
462 .vsyn[1] = { .beg = 562 + 2, .end = 567 + 2},
463};
464
465static const struct hdmi_timings hdmi_timings_1080p50 = {
466 .hact = { .beg = 720, .end = 2640 },
467 .hsyn_pol = 0,
468 .hsyn = { .beg = 528, .end = 528 + 44 },
469 .interlaced = 0,
470 .vact[0] = { .beg = 41 + 4, .end = 1121 + 4 },
471 .vsyn_pol = 0,
472 .vsyn[0] = { .beg = 0 + 4, .end = 5 + 4},
473};
474
475
476#define HDMI_DEFAULT_TIMINGS_IDX (0)
477
478static const struct {
479 bool reduced_fps;
480 const struct v4l2_dv_timings dv_timings;
481 const struct hdmi_timings *hdmi_timings;
482} hdmi_timings[] = {
483 { false, V4L2_DV_BT_CEA_720X480P59_94, &hdmi_timings_480p },
484 { false, V4L2_DV_BT_CEA_720X576P50, &hdmi_timings_576p50 },
485 { false, V4L2_DV_BT_CEA_1280X720P50, &hdmi_timings_720p50 },
486 { true, V4L2_DV_BT_CEA_1280X720P60, &hdmi_timings_720p60 },
487 { false, V4L2_DV_BT_CEA_1920X1080P24, &hdmi_timings_1080p24 },
488 { false, V4L2_DV_BT_CEA_1920X1080P30, &hdmi_timings_1080p60 },
489 { false, V4L2_DV_BT_CEA_1920X1080P50, &hdmi_timings_1080p50 },
490 { false, V4L2_DV_BT_CEA_1920X1080I50, &hdmi_timings_1080i50 },
491 { false, V4L2_DV_BT_CEA_1920X1080I60, &hdmi_timings_1080i60 },
492 { false, V4L2_DV_BT_CEA_1920X1080P60, &hdmi_timings_1080p60 },
493};
494
495static int hdmi_streamon(struct hdmi_device *hdev)
496{
497 struct device *dev = hdev->dev;
498 struct hdmi_resources *res = &hdev->res;
499 int ret, tries;
500
501 dev_dbg(dev, "%s\n", __func__);
502
503 ret = hdmi_conf_apply(hdev);
504 if (ret)
505 return ret;
506
507 ret = v4l2_subdev_call(hdev->phy_sd, video, s_stream, 1);
508 if (ret)
509 return ret;
510
511
512 for (tries = 100; tries; --tries) {
513 u32 val = hdmi_read(hdev, HDMI_PHY_STATUS);
514 if (val & HDMI_PHY_STATUS_READY)
515 break;
516 mdelay(1);
517 }
518
519 if (tries == 0) {
520 dev_err(dev, "hdmiphy's pll could not reach steady state.\n");
521 v4l2_subdev_call(hdev->phy_sd, video, s_stream, 0);
522 hdmi_dumpregs(hdev, "hdmiphy - s_stream");
523 return -EIO;
524 }
525
526
527 ret = v4l2_subdev_call(hdev->mhl_sd, video, s_stream, 1);
528 if (hdev->mhl_sd && ret) {
529 v4l2_subdev_call(hdev->phy_sd, video, s_stream, 0);
530 hdmi_dumpregs(hdev, "mhl - s_stream");
531 return -EIO;
532 }
533
534
535 clk_disable(res->sclk_hdmi);
536 clk_set_parent(res->sclk_hdmi, res->sclk_hdmiphy);
537 clk_enable(res->sclk_hdmi);
538
539
540 hdmi_write_mask(hdev, HDMI_CON_0, ~0, HDMI_EN);
541 hdmi_write_mask(hdev, HDMI_TG_CMD, ~0, HDMI_TG_EN);
542 hdmi_dumpregs(hdev, "streamon");
543 return 0;
544}
545
546static int hdmi_streamoff(struct hdmi_device *hdev)
547{
548 struct device *dev = hdev->dev;
549 struct hdmi_resources *res = &hdev->res;
550
551 dev_dbg(dev, "%s\n", __func__);
552
553 hdmi_write_mask(hdev, HDMI_CON_0, 0, HDMI_EN);
554 hdmi_write_mask(hdev, HDMI_TG_CMD, 0, HDMI_TG_EN);
555
556
557 clk_disable(res->sclk_hdmi);
558 clk_set_parent(res->sclk_hdmi, res->sclk_pixel);
559 clk_enable(res->sclk_hdmi);
560
561 v4l2_subdev_call(hdev->mhl_sd, video, s_stream, 0);
562 v4l2_subdev_call(hdev->phy_sd, video, s_stream, 0);
563
564 hdmi_dumpregs(hdev, "streamoff");
565 return 0;
566}
567
568static int hdmi_s_stream(struct v4l2_subdev *sd, int enable)
569{
570 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
571 struct device *dev = hdev->dev;
572
573 dev_dbg(dev, "%s(%d)\n", __func__, enable);
574 if (enable)
575 return hdmi_streamon(hdev);
576 return hdmi_streamoff(hdev);
577}
578
579static int hdmi_resource_poweron(struct hdmi_resources *res)
580{
581 int ret;
582
583
584 ret = regulator_bulk_enable(res->regul_count, res->regul_bulk);
585 if (ret < 0)
586 return ret;
587
588 clk_enable(res->hdmiphy);
589
590 clk_set_parent(res->sclk_hdmi, res->sclk_pixel);
591
592 clk_enable(res->sclk_hdmi);
593
594 return 0;
595}
596
597static void hdmi_resource_poweroff(struct hdmi_resources *res)
598{
599
600 clk_disable(res->sclk_hdmi);
601
602 clk_disable(res->hdmiphy);
603
604 regulator_bulk_disable(res->regul_count, res->regul_bulk);
605}
606
607static int hdmi_s_power(struct v4l2_subdev *sd, int on)
608{
609 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
610 int ret;
611
612 if (on)
613 ret = pm_runtime_get_sync(hdev->dev);
614 else
615 ret = pm_runtime_put_sync(hdev->dev);
616
617 return IS_ERR_VALUE(ret) ? ret : 0;
618}
619
620static int hdmi_s_dv_timings(struct v4l2_subdev *sd,
621 struct v4l2_dv_timings *timings)
622{
623 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
624 struct device *dev = hdev->dev;
625 int i;
626
627 for (i = 0; i < ARRAY_SIZE(hdmi_timings); i++)
628 if (v4l_match_dv_timings(&hdmi_timings[i].dv_timings,
629 timings, 0))
630 break;
631 if (i == ARRAY_SIZE(hdmi_timings)) {
632 dev_err(dev, "timings not supported\n");
633 return -EINVAL;
634 }
635 hdev->cur_conf = hdmi_timings[i].hdmi_timings;
636 hdev->cur_conf_dirty = 1;
637 hdev->cur_timings = *timings;
638 if (!hdmi_timings[i].reduced_fps)
639 hdev->cur_timings.bt.flags &= ~V4L2_DV_FL_CAN_REDUCE_FPS;
640 return 0;
641}
642
643static int hdmi_g_dv_timings(struct v4l2_subdev *sd,
644 struct v4l2_dv_timings *timings)
645{
646 *timings = sd_to_hdmi_dev(sd)->cur_timings;
647 return 0;
648}
649
650static int hdmi_g_mbus_fmt(struct v4l2_subdev *sd,
651 struct v4l2_mbus_framefmt *fmt)
652{
653 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
654 const struct hdmi_timings *t = hdev->cur_conf;
655
656 dev_dbg(hdev->dev, "%s\n", __func__);
657 if (!hdev->cur_conf)
658 return -EINVAL;
659 memset(fmt, 0, sizeof(*fmt));
660 fmt->width = t->hact.end - t->hact.beg;
661 fmt->height = t->vact[0].end - t->vact[0].beg;
662 fmt->code = V4L2_MBUS_FMT_FIXED;
663 fmt->colorspace = V4L2_COLORSPACE_SRGB;
664 if (t->interlaced) {
665 fmt->field = V4L2_FIELD_INTERLACED;
666 fmt->height *= 2;
667 } else {
668 fmt->field = V4L2_FIELD_NONE;
669 }
670 return 0;
671}
672
673static int hdmi_enum_dv_timings(struct v4l2_subdev *sd,
674 struct v4l2_enum_dv_timings *timings)
675{
676 if (timings->index >= ARRAY_SIZE(hdmi_timings))
677 return -EINVAL;
678 timings->timings = hdmi_timings[timings->index].dv_timings;
679 if (!hdmi_timings[timings->index].reduced_fps)
680 timings->timings.bt.flags &= ~V4L2_DV_FL_CAN_REDUCE_FPS;
681 return 0;
682}
683
684static int hdmi_dv_timings_cap(struct v4l2_subdev *sd,
685 struct v4l2_dv_timings_cap *cap)
686{
687 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
688
689
690 v4l2_subdev_call(hdev->phy_sd, video, dv_timings_cap, cap);
691 cap->type = V4L2_DV_BT_656_1120;
692 cap->bt.min_width = 720;
693 cap->bt.max_width = 1920;
694 cap->bt.min_height = 480;
695 cap->bt.max_height = 1080;
696 cap->bt.standards = V4L2_DV_BT_STD_CEA861;
697 cap->bt.capabilities = V4L2_DV_BT_CAP_INTERLACED |
698 V4L2_DV_BT_CAP_PROGRESSIVE;
699 return 0;
700}
701
702static const struct v4l2_subdev_core_ops hdmi_sd_core_ops = {
703 .s_power = hdmi_s_power,
704};
705
706static const struct v4l2_subdev_video_ops hdmi_sd_video_ops = {
707 .s_dv_timings = hdmi_s_dv_timings,
708 .g_dv_timings = hdmi_g_dv_timings,
709 .enum_dv_timings = hdmi_enum_dv_timings,
710 .dv_timings_cap = hdmi_dv_timings_cap,
711 .g_mbus_fmt = hdmi_g_mbus_fmt,
712 .s_stream = hdmi_s_stream,
713};
714
715static const struct v4l2_subdev_ops hdmi_sd_ops = {
716 .core = &hdmi_sd_core_ops,
717 .video = &hdmi_sd_video_ops,
718};
719
720static int hdmi_runtime_suspend(struct device *dev)
721{
722 struct v4l2_subdev *sd = dev_get_drvdata(dev);
723 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
724
725 dev_dbg(dev, "%s\n", __func__);
726 v4l2_subdev_call(hdev->mhl_sd, core, s_power, 0);
727 hdmi_resource_poweroff(&hdev->res);
728
729 hdev->cur_conf_dirty = 1;
730 return 0;
731}
732
733static int hdmi_runtime_resume(struct device *dev)
734{
735 struct v4l2_subdev *sd = dev_get_drvdata(dev);
736 struct hdmi_device *hdev = sd_to_hdmi_dev(sd);
737 int ret;
738
739 dev_dbg(dev, "%s\n", __func__);
740
741 ret = hdmi_resource_poweron(&hdev->res);
742 if (ret < 0)
743 return ret;
744
745
746 ret = v4l2_subdev_call(hdev->mhl_sd, core, s_power, 1);
747 if (hdev->mhl_sd && ret)
748 goto fail;
749
750 dev_dbg(dev, "poweron succeed\n");
751
752 return 0;
753
754fail:
755 hdmi_resource_poweroff(&hdev->res);
756 dev_err(dev, "poweron failed\n");
757
758 return ret;
759}
760
761static const struct dev_pm_ops hdmi_pm_ops = {
762 .runtime_suspend = hdmi_runtime_suspend,
763 .runtime_resume = hdmi_runtime_resume,
764};
765
766static void hdmi_resource_clear_clocks(struct hdmi_resources *res)
767{
768 res->hdmi = ERR_PTR(-EINVAL);
769 res->sclk_hdmi = ERR_PTR(-EINVAL);
770 res->sclk_pixel = ERR_PTR(-EINVAL);
771 res->sclk_hdmiphy = ERR_PTR(-EINVAL);
772 res->hdmiphy = ERR_PTR(-EINVAL);
773}
774
775static void hdmi_resources_cleanup(struct hdmi_device *hdev)
776{
777 struct hdmi_resources *res = &hdev->res;
778
779 dev_dbg(hdev->dev, "HDMI resource cleanup\n");
780
781 if (res->regul_count)
782 regulator_bulk_free(res->regul_count, res->regul_bulk);
783
784 kfree(res->regul_bulk);
785 if (!IS_ERR(res->hdmiphy))
786 clk_put(res->hdmiphy);
787 if (!IS_ERR(res->sclk_hdmiphy))
788 clk_put(res->sclk_hdmiphy);
789 if (!IS_ERR(res->sclk_pixel))
790 clk_put(res->sclk_pixel);
791 if (!IS_ERR(res->sclk_hdmi))
792 clk_put(res->sclk_hdmi);
793 if (!IS_ERR(res->hdmi))
794 clk_put(res->hdmi);
795 memset(res, 0, sizeof(*res));
796 hdmi_resource_clear_clocks(res);
797}
798
799static int hdmi_resources_init(struct hdmi_device *hdev)
800{
801 struct device *dev = hdev->dev;
802 struct hdmi_resources *res = &hdev->res;
803 static char *supply[] = {
804 "hdmi-en",
805 "vdd",
806 "vdd_osc",
807 "vdd_pll",
808 };
809 int i, ret;
810
811 dev_dbg(dev, "HDMI resource init\n");
812
813 memset(res, 0, sizeof(*res));
814 hdmi_resource_clear_clocks(res);
815
816
817 res->hdmi = clk_get(dev, "hdmi");
818 if (IS_ERR(res->hdmi)) {
819 dev_err(dev, "failed to get clock 'hdmi'\n");
820 goto fail;
821 }
822 res->sclk_hdmi = clk_get(dev, "sclk_hdmi");
823 if (IS_ERR(res->sclk_hdmi)) {
824 dev_err(dev, "failed to get clock 'sclk_hdmi'\n");
825 goto fail;
826 }
827 res->sclk_pixel = clk_get(dev, "sclk_pixel");
828 if (IS_ERR(res->sclk_pixel)) {
829 dev_err(dev, "failed to get clock 'sclk_pixel'\n");
830 goto fail;
831 }
832 res->sclk_hdmiphy = clk_get(dev, "sclk_hdmiphy");
833 if (IS_ERR(res->sclk_hdmiphy)) {
834 dev_err(dev, "failed to get clock 'sclk_hdmiphy'\n");
835 goto fail;
836 }
837 res->hdmiphy = clk_get(dev, "hdmiphy");
838 if (IS_ERR(res->hdmiphy)) {
839 dev_err(dev, "failed to get clock 'hdmiphy'\n");
840 goto fail;
841 }
842 res->regul_bulk = kcalloc(ARRAY_SIZE(supply),
843 sizeof(res->regul_bulk[0]), GFP_KERNEL);
844 if (!res->regul_bulk) {
845 dev_err(dev, "failed to get memory for regulators\n");
846 goto fail;
847 }
848 for (i = 0; i < ARRAY_SIZE(supply); ++i) {
849 res->regul_bulk[i].supply = supply[i];
850 res->regul_bulk[i].consumer = NULL;
851 }
852
853 ret = regulator_bulk_get(dev, ARRAY_SIZE(supply), res->regul_bulk);
854 if (ret) {
855 dev_err(dev, "failed to get regulators\n");
856 goto fail;
857 }
858 res->regul_count = ARRAY_SIZE(supply);
859
860 return 0;
861fail:
862 dev_err(dev, "HDMI resource init - failed\n");
863 hdmi_resources_cleanup(hdev);
864 return -ENODEV;
865}
866
867static int hdmi_probe(struct platform_device *pdev)
868{
869 struct device *dev = &pdev->dev;
870 struct resource *res;
871 struct i2c_adapter *adapter;
872 struct v4l2_subdev *sd;
873 struct hdmi_device *hdmi_dev = NULL;
874 struct s5p_hdmi_platform_data *pdata = dev->platform_data;
875 int ret;
876
877 dev_dbg(dev, "probe start\n");
878
879 if (!pdata) {
880 dev_err(dev, "platform data is missing\n");
881 ret = -ENODEV;
882 goto fail;
883 }
884
885 hdmi_dev = devm_kzalloc(&pdev->dev, sizeof(*hdmi_dev), GFP_KERNEL);
886 if (!hdmi_dev) {
887 dev_err(dev, "out of memory\n");
888 ret = -ENOMEM;
889 goto fail;
890 }
891
892 hdmi_dev->dev = dev;
893
894 ret = hdmi_resources_init(hdmi_dev);
895 if (ret)
896 goto fail;
897
898
899 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
900 if (res == NULL) {
901 dev_err(dev, "get memory resource failed.\n");
902 ret = -ENXIO;
903 goto fail_init;
904 }
905
906 hdmi_dev->regs = devm_ioremap(&pdev->dev, res->start,
907 resource_size(res));
908 if (hdmi_dev->regs == NULL) {
909 dev_err(dev, "register mapping failed.\n");
910 ret = -ENXIO;
911 goto fail_init;
912 }
913
914 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
915 if (res == NULL) {
916 dev_err(dev, "get interrupt resource failed.\n");
917 ret = -ENXIO;
918 goto fail_init;
919 }
920
921 ret = devm_request_irq(&pdev->dev, res->start, hdmi_irq_handler, 0,
922 "hdmi", hdmi_dev);
923 if (ret) {
924 dev_err(dev, "request interrupt failed.\n");
925 goto fail_init;
926 }
927 hdmi_dev->irq = res->start;
928
929
930 strlcpy(hdmi_dev->v4l2_dev.name, dev_name(dev),
931 sizeof(hdmi_dev->v4l2_dev.name));
932
933 ret = v4l2_device_register(NULL, &hdmi_dev->v4l2_dev);
934 if (ret) {
935 dev_err(dev, "could not register v4l2 device.\n");
936 goto fail_init;
937 }
938
939
940 if (!pdata->hdmiphy_info) {
941 dev_err(dev, "hdmiphy info is missing in platform data\n");
942 ret = -ENXIO;
943 goto fail_vdev;
944 }
945
946 adapter = i2c_get_adapter(pdata->hdmiphy_bus);
947 if (adapter == NULL) {
948 dev_err(dev, "hdmiphy adapter request failed\n");
949 ret = -ENXIO;
950 goto fail_vdev;
951 }
952
953 hdmi_dev->phy_sd = v4l2_i2c_new_subdev_board(&hdmi_dev->v4l2_dev,
954 adapter, pdata->hdmiphy_info, NULL);
955
956 i2c_put_adapter(adapter);
957 if (hdmi_dev->phy_sd == NULL) {
958 dev_err(dev, "missing subdev for hdmiphy\n");
959 ret = -ENODEV;
960 goto fail_vdev;
961 }
962
963
964 if (pdata->mhl_info) {
965 adapter = i2c_get_adapter(pdata->mhl_bus);
966 if (adapter == NULL) {
967 dev_err(dev, "MHL adapter request failed\n");
968 ret = -ENXIO;
969 goto fail_vdev;
970 }
971
972 hdmi_dev->mhl_sd = v4l2_i2c_new_subdev_board(
973 &hdmi_dev->v4l2_dev, adapter,
974 pdata->mhl_info, NULL);
975
976 i2c_put_adapter(adapter);
977 if (hdmi_dev->mhl_sd == NULL) {
978 dev_err(dev, "missing subdev for MHL\n");
979 ret = -ENODEV;
980 goto fail_vdev;
981 }
982 }
983
984 clk_enable(hdmi_dev->res.hdmi);
985
986 pm_runtime_enable(dev);
987
988 sd = &hdmi_dev->sd;
989 v4l2_subdev_init(sd, &hdmi_sd_ops);
990 sd->owner = THIS_MODULE;
991
992 strlcpy(sd->name, "s5p-hdmi", sizeof(sd->name));
993 hdmi_dev->cur_timings =
994 hdmi_timings[HDMI_DEFAULT_TIMINGS_IDX].dv_timings;
995
996 hdmi_dev->cur_conf =
997 hdmi_timings[HDMI_DEFAULT_TIMINGS_IDX].hdmi_timings;
998 hdmi_dev->cur_conf_dirty = 1;
999
1000
1001 dev_set_drvdata(dev, sd);
1002
1003 dev_info(dev, "probe successful\n");
1004
1005 return 0;
1006
1007fail_vdev:
1008 v4l2_device_unregister(&hdmi_dev->v4l2_dev);
1009
1010fail_init:
1011 hdmi_resources_cleanup(hdmi_dev);
1012
1013fail:
1014 dev_err(dev, "probe failed\n");
1015 return ret;
1016}
1017
1018static int hdmi_remove(struct platform_device *pdev)
1019{
1020 struct device *dev = &pdev->dev;
1021 struct v4l2_subdev *sd = dev_get_drvdata(dev);
1022 struct hdmi_device *hdmi_dev = sd_to_hdmi_dev(sd);
1023
1024 pm_runtime_disable(dev);
1025 clk_disable(hdmi_dev->res.hdmi);
1026 v4l2_device_unregister(&hdmi_dev->v4l2_dev);
1027 disable_irq(hdmi_dev->irq);
1028 hdmi_resources_cleanup(hdmi_dev);
1029 dev_info(dev, "remove successful\n");
1030
1031 return 0;
1032}
1033
1034static struct platform_driver hdmi_driver __refdata = {
1035 .probe = hdmi_probe,
1036 .remove = hdmi_remove,
1037 .id_table = hdmi_driver_types,
1038 .driver = {
1039 .name = "s5p-hdmi",
1040 .owner = THIS_MODULE,
1041 .pm = &hdmi_pm_ops,
1042 }
1043};
1044
1045module_platform_driver(hdmi_driver);
1046
