1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27#include <linux/etherdevice.h>
28#include "iwl-trans.h"
29#include "iwl-modparams.h"
30#include "dev.h"
31#include "agn.h"
32#include "calib.h"
33
34
35
36
37void iwl_connection_init_rx_config(struct iwl_priv *priv,
38 struct iwl_rxon_context *ctx)
39{
40 memset(&ctx->staging, 0, sizeof(ctx->staging));
41
42 if (!ctx->vif) {
43 ctx->staging.dev_type = ctx->unused_devtype;
44 } else
45 switch (ctx->vif->type) {
46 case NL80211_IFTYPE_AP:
47 ctx->staging.dev_type = ctx->ap_devtype;
48 break;
49
50 case NL80211_IFTYPE_STATION:
51 ctx->staging.dev_type = ctx->station_devtype;
52 ctx->staging.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
53 break;
54
55 case NL80211_IFTYPE_ADHOC:
56 ctx->staging.dev_type = ctx->ibss_devtype;
57 ctx->staging.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
58 ctx->staging.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
59 RXON_FILTER_ACCEPT_GRP_MSK;
60 break;
61
62 case NL80211_IFTYPE_MONITOR:
63 ctx->staging.dev_type = RXON_DEV_TYPE_SNIFFER;
64 break;
65
66 default:
67 IWL_ERR(priv, "Unsupported interface type %d\n",
68 ctx->vif->type);
69 break;
70 }
71
72#if 0
73
74
75 if (!hw_to_local(priv->hw)->short_preamble)
76 ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
77 else
78 ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
79#endif
80
81 ctx->staging.channel =
82 cpu_to_le16(priv->hw->conf.chandef.chan->hw_value);
83 priv->band = priv->hw->conf.chandef.chan->band;
84
85 iwl_set_flags_for_band(priv, ctx, priv->band, ctx->vif);
86
87
88 ctx->staging.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
89 RXON_FLG_CHANNEL_MODE_PURE_40);
90 if (ctx->vif)
91 memcpy(ctx->staging.node_addr, ctx->vif->addr, ETH_ALEN);
92
93 ctx->staging.ofdm_ht_single_stream_basic_rates = 0xff;
94 ctx->staging.ofdm_ht_dual_stream_basic_rates = 0xff;
95 ctx->staging.ofdm_ht_triple_stream_basic_rates = 0xff;
96}
97
98static int iwlagn_disable_bss(struct iwl_priv *priv,
99 struct iwl_rxon_context *ctx,
100 struct iwl_rxon_cmd *send)
101{
102 __le32 old_filter = send->filter_flags;
103 int ret;
104
105 send->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
106 ret = iwl_dvm_send_cmd_pdu(priv, ctx->rxon_cmd,
107 CMD_SYNC, sizeof(*send), send);
108
109 send->filter_flags = old_filter;
110
111 if (ret)
112 IWL_DEBUG_QUIET_RFKILL(priv,
113 "Error clearing ASSOC_MSK on BSS (%d)\n", ret);
114
115 return ret;
116}
117
118static int iwlagn_disable_pan(struct iwl_priv *priv,
119 struct iwl_rxon_context *ctx,
120 struct iwl_rxon_cmd *send)
121{
122 struct iwl_notification_wait disable_wait;
123 __le32 old_filter = send->filter_flags;
124 u8 old_dev_type = send->dev_type;
125 int ret;
126 static const u8 deactivate_cmd[] = {
127 REPLY_WIPAN_DEACTIVATION_COMPLETE
128 };
129
130 iwl_init_notification_wait(&priv->notif_wait, &disable_wait,
131 deactivate_cmd, ARRAY_SIZE(deactivate_cmd),
132 NULL, NULL);
133
134 send->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
135 send->dev_type = RXON_DEV_TYPE_P2P;
136 ret = iwl_dvm_send_cmd_pdu(priv, ctx->rxon_cmd,
137 CMD_SYNC, sizeof(*send), send);
138
139 send->filter_flags = old_filter;
140 send->dev_type = old_dev_type;
141
142 if (ret) {
143 IWL_ERR(priv, "Error disabling PAN (%d)\n", ret);
144 iwl_remove_notification(&priv->notif_wait, &disable_wait);
145 } else {
146 ret = iwl_wait_notification(&priv->notif_wait,
147 &disable_wait, HZ);
148 if (ret)
149 IWL_ERR(priv, "Timed out waiting for PAN disable\n");
150 }
151
152 return ret;
153}
154
155static int iwlagn_disconn_pan(struct iwl_priv *priv,
156 struct iwl_rxon_context *ctx,
157 struct iwl_rxon_cmd *send)
158{
159 __le32 old_filter = send->filter_flags;
160 int ret;
161
162 send->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
163 ret = iwl_dvm_send_cmd_pdu(priv, ctx->rxon_cmd, CMD_SYNC,
164 sizeof(*send), send);
165
166 send->filter_flags = old_filter;
167
168 return ret;
169}
170
171static void iwlagn_update_qos(struct iwl_priv *priv,
172 struct iwl_rxon_context *ctx)
173{
174 int ret;
175
176 if (!ctx->is_active)
177 return;
178
179 ctx->qos_data.def_qos_parm.qos_flags = 0;
180
181 if (ctx->qos_data.qos_active)
182 ctx->qos_data.def_qos_parm.qos_flags |=
183 QOS_PARAM_FLG_UPDATE_EDCA_MSK;
184
185 if (ctx->ht.enabled)
186 ctx->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
187
188 IWL_DEBUG_INFO(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
189 ctx->qos_data.qos_active,
190 ctx->qos_data.def_qos_parm.qos_flags);
191
192 ret = iwl_dvm_send_cmd_pdu(priv, ctx->qos_cmd, CMD_SYNC,
193 sizeof(struct iwl_qosparam_cmd),
194 &ctx->qos_data.def_qos_parm);
195 if (ret)
196 IWL_DEBUG_QUIET_RFKILL(priv, "Failed to update QoS\n");
197}
198
199static int iwlagn_update_beacon(struct iwl_priv *priv,
200 struct ieee80211_vif *vif)
201{
202 lockdep_assert_held(&priv->mutex);
203
204 dev_kfree_skb(priv->beacon_skb);
205 priv->beacon_skb = ieee80211_beacon_get(priv->hw, vif);
206 if (!priv->beacon_skb)
207 return -ENOMEM;
208 return iwlagn_send_beacon_cmd(priv);
209}
210
211static int iwlagn_send_rxon_assoc(struct iwl_priv *priv,
212 struct iwl_rxon_context *ctx)
213{
214 int ret = 0;
215 struct iwl_rxon_assoc_cmd rxon_assoc;
216 const struct iwl_rxon_cmd *rxon1 = &ctx->staging;
217 const struct iwl_rxon_cmd *rxon2 = &ctx->active;
218
219 if ((rxon1->flags == rxon2->flags) &&
220 (rxon1->filter_flags == rxon2->filter_flags) &&
221 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
222 (rxon1->ofdm_ht_single_stream_basic_rates ==
223 rxon2->ofdm_ht_single_stream_basic_rates) &&
224 (rxon1->ofdm_ht_dual_stream_basic_rates ==
225 rxon2->ofdm_ht_dual_stream_basic_rates) &&
226 (rxon1->ofdm_ht_triple_stream_basic_rates ==
227 rxon2->ofdm_ht_triple_stream_basic_rates) &&
228 (rxon1->acquisition_data == rxon2->acquisition_data) &&
229 (rxon1->rx_chain == rxon2->rx_chain) &&
230 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
231 IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC. Not resending.\n");
232 return 0;
233 }
234
235 rxon_assoc.flags = ctx->staging.flags;
236 rxon_assoc.filter_flags = ctx->staging.filter_flags;
237 rxon_assoc.ofdm_basic_rates = ctx->staging.ofdm_basic_rates;
238 rxon_assoc.cck_basic_rates = ctx->staging.cck_basic_rates;
239 rxon_assoc.reserved1 = 0;
240 rxon_assoc.reserved2 = 0;
241 rxon_assoc.reserved3 = 0;
242 rxon_assoc.ofdm_ht_single_stream_basic_rates =
243 ctx->staging.ofdm_ht_single_stream_basic_rates;
244 rxon_assoc.ofdm_ht_dual_stream_basic_rates =
245 ctx->staging.ofdm_ht_dual_stream_basic_rates;
246 rxon_assoc.rx_chain_select_flags = ctx->staging.rx_chain;
247 rxon_assoc.ofdm_ht_triple_stream_basic_rates =
248 ctx->staging.ofdm_ht_triple_stream_basic_rates;
249 rxon_assoc.acquisition_data = ctx->staging.acquisition_data;
250
251 ret = iwl_dvm_send_cmd_pdu(priv, ctx->rxon_assoc_cmd,
252 CMD_ASYNC, sizeof(rxon_assoc), &rxon_assoc);
253 return ret;
254}
255
256static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
257{
258 u16 new_val;
259 u16 beacon_factor;
260
261
262
263
264
265
266
267 if (!beacon_val)
268 return DEFAULT_BEACON_INTERVAL;
269
270
271
272
273
274
275
276
277
278
279
280
281
282 beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
283 new_val = beacon_val / beacon_factor;
284
285 if (!new_val)
286 new_val = max_beacon_val;
287
288 return new_val;
289}
290
291static int iwl_send_rxon_timing(struct iwl_priv *priv,
292 struct iwl_rxon_context *ctx)
293{
294 u64 tsf;
295 s32 interval_tm, rem;
296 struct ieee80211_conf *conf = NULL;
297 u16 beacon_int;
298 struct ieee80211_vif *vif = ctx->vif;
299
300 conf = &priv->hw->conf;
301
302 lockdep_assert_held(&priv->mutex);
303
304 memset(&ctx->timing, 0, sizeof(struct iwl_rxon_time_cmd));
305
306 ctx->timing.timestamp = cpu_to_le64(priv->timestamp);
307 ctx->timing.listen_interval = cpu_to_le16(conf->listen_interval);
308
309 beacon_int = vif ? vif->bss_conf.beacon_int : 0;
310
311
312
313
314
315 ctx->timing.atim_window = 0;
316
317 if (ctx->ctxid == IWL_RXON_CTX_PAN &&
318 (!ctx->vif || ctx->vif->type != NL80211_IFTYPE_STATION) &&
319 iwl_is_associated(priv, IWL_RXON_CTX_BSS) &&
320 priv->contexts[IWL_RXON_CTX_BSS].vif &&
321 priv->contexts[IWL_RXON_CTX_BSS].vif->bss_conf.beacon_int) {
322 ctx->timing.beacon_interval =
323 priv->contexts[IWL_RXON_CTX_BSS].timing.beacon_interval;
324 beacon_int = le16_to_cpu(ctx->timing.beacon_interval);
325 } else if (ctx->ctxid == IWL_RXON_CTX_BSS &&
326 iwl_is_associated(priv, IWL_RXON_CTX_PAN) &&
327 priv->contexts[IWL_RXON_CTX_PAN].vif &&
328 priv->contexts[IWL_RXON_CTX_PAN].vif->bss_conf.beacon_int &&
329 (!iwl_is_associated_ctx(ctx) || !ctx->vif ||
330 !ctx->vif->bss_conf.beacon_int)) {
331 ctx->timing.beacon_interval =
332 priv->contexts[IWL_RXON_CTX_PAN].timing.beacon_interval;
333 beacon_int = le16_to_cpu(ctx->timing.beacon_interval);
334 } else {
335 beacon_int = iwl_adjust_beacon_interval(beacon_int,
336 IWL_MAX_UCODE_BEACON_INTERVAL * TIME_UNIT);
337 ctx->timing.beacon_interval = cpu_to_le16(beacon_int);
338 }
339
340 ctx->beacon_int = beacon_int;
341
342 tsf = priv->timestamp;
343 interval_tm = beacon_int * TIME_UNIT;
344 rem = do_div(tsf, interval_tm);
345 ctx->timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
346
347 ctx->timing.dtim_period = vif ? (vif->bss_conf.dtim_period ?: 1) : 1;
348
349 IWL_DEBUG_ASSOC(priv,
350 "beacon interval %d beacon timer %d beacon tim %d\n",
351 le16_to_cpu(ctx->timing.beacon_interval),
352 le32_to_cpu(ctx->timing.beacon_init_val),
353 le16_to_cpu(ctx->timing.atim_window));
354
355 return iwl_dvm_send_cmd_pdu(priv, ctx->rxon_timing_cmd,
356 CMD_SYNC, sizeof(ctx->timing), &ctx->timing);
357}
358
359static int iwlagn_rxon_disconn(struct iwl_priv *priv,
360 struct iwl_rxon_context *ctx)
361{
362 int ret;
363 struct iwl_rxon_cmd *active = (void *)&ctx->active;
364
365 if (ctx->ctxid == IWL_RXON_CTX_BSS) {
366 ret = iwlagn_disable_bss(priv, ctx, &ctx->staging);
367 } else {
368 ret = iwlagn_disable_pan(priv, ctx, &ctx->staging);
369 if (ret)
370 return ret;
371 if (ctx->vif) {
372 ret = iwl_send_rxon_timing(priv, ctx);
373 if (ret) {
374 IWL_ERR(priv, "Failed to send timing (%d)!\n", ret);
375 return ret;
376 }
377 ret = iwlagn_disconn_pan(priv, ctx, &ctx->staging);
378 }
379 }
380 if (ret)
381 return ret;
382
383
384
385
386
387 iwl_clear_ucode_stations(priv, ctx);
388
389 iwl_update_bcast_station(priv, ctx);
390 iwl_restore_stations(priv, ctx);
391 ret = iwl_restore_default_wep_keys(priv, ctx);
392 if (ret) {
393 IWL_ERR(priv, "Failed to restore WEP keys (%d)\n", ret);
394 return ret;
395 }
396
397 memcpy(active, &ctx->staging, sizeof(*active));
398 return 0;
399}
400
401static int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
402{
403 int ret;
404 s8 prev_tx_power;
405 bool defer;
406 struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
407
408 if (priv->calib_disabled & IWL_TX_POWER_CALIB_DISABLED)
409 return 0;
410
411 lockdep_assert_held(&priv->mutex);
412
413 if (priv->tx_power_user_lmt == tx_power && !force)
414 return 0;
415
416 if (tx_power < IWLAGN_TX_POWER_TARGET_POWER_MIN) {
417 IWL_WARN(priv,
418 "Requested user TXPOWER %d below lower limit %d.\n",
419 tx_power,
420 IWLAGN_TX_POWER_TARGET_POWER_MIN);
421 return -EINVAL;
422 }
423
424 if (tx_power > DIV_ROUND_UP(priv->nvm_data->max_tx_pwr_half_dbm, 2)) {
425 IWL_WARN(priv,
426 "Requested user TXPOWER %d above upper limit %d.\n",
427 tx_power, priv->nvm_data->max_tx_pwr_half_dbm);
428 return -EINVAL;
429 }
430
431 if (!iwl_is_ready_rf(priv))
432 return -EIO;
433
434
435
436 priv->tx_power_next = tx_power;
437
438
439 defer = test_bit(STATUS_SCANNING, &priv->status) ||
440 memcmp(&ctx->active, &ctx->staging, sizeof(ctx->staging));
441 if (defer && !force) {
442 IWL_DEBUG_INFO(priv, "Deferring tx power set\n");
443 return 0;
444 }
445
446 prev_tx_power = priv->tx_power_user_lmt;
447 priv->tx_power_user_lmt = tx_power;
448
449 ret = iwlagn_send_tx_power(priv);
450
451
452 if (ret) {
453 priv->tx_power_user_lmt = prev_tx_power;
454 priv->tx_power_next = prev_tx_power;
455 }
456 return ret;
457}
458
459static int iwlagn_rxon_connect(struct iwl_priv *priv,
460 struct iwl_rxon_context *ctx)
461{
462 int ret;
463 struct iwl_rxon_cmd *active = (void *)&ctx->active;
464
465
466 if (ctx->ctxid == IWL_RXON_CTX_BSS) {
467 ret = iwl_send_rxon_timing(priv, ctx);
468 if (ret) {
469 IWL_ERR(priv, "Failed to send timing (%d)!\n", ret);
470 return ret;
471 }
472 }
473
474 iwlagn_update_qos(priv, ctx);
475
476
477
478
479
480
481 if (ctx->vif && (ctx->vif->type == NL80211_IFTYPE_AP)) {
482 ret = iwlagn_update_beacon(priv, ctx->vif);
483 if (ret) {
484 IWL_ERR(priv,
485 "Error sending required beacon (%d)!\n",
486 ret);
487 return ret;
488 }
489 }
490
491 priv->start_calib = 0;
492
493
494
495
496
497
498 ret = iwl_dvm_send_cmd_pdu(priv, ctx->rxon_cmd, CMD_SYNC,
499 sizeof(struct iwl_rxon_cmd), &ctx->staging);
500 if (ret) {
501 IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
502 return ret;
503 }
504 memcpy(active, &ctx->staging, sizeof(*active));
505
506
507 if (ctx->vif && (ctx->vif->type == NL80211_IFTYPE_ADHOC))
508 if (iwlagn_update_beacon(priv, ctx->vif))
509 IWL_ERR(priv, "Error sending IBSS beacon\n");
510 iwl_init_sensitivity(priv);
511
512
513
514
515
516
517
518
519 ret = iwl_set_tx_power(priv, priv->tx_power_next, true);
520 if (ret) {
521 IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
522 return ret;
523 }
524
525 if (ctx->vif && ctx->vif->type == NL80211_IFTYPE_STATION &&
526 priv->cfg->ht_params && priv->cfg->ht_params->smps_mode)
527 ieee80211_request_smps(ctx->vif,
528 priv->cfg->ht_params->smps_mode);
529
530 return 0;
531}
532
533int iwlagn_set_pan_params(struct iwl_priv *priv)
534{
535 struct iwl_wipan_params_cmd cmd;
536 struct iwl_rxon_context *ctx_bss, *ctx_pan;
537 int slot0 = 300, slot1 = 0;
538 int ret;
539
540 if (priv->valid_contexts == BIT(IWL_RXON_CTX_BSS))
541 return 0;
542
543 BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
544
545 lockdep_assert_held(&priv->mutex);
546
547 ctx_bss = &priv->contexts[IWL_RXON_CTX_BSS];
548 ctx_pan = &priv->contexts[IWL_RXON_CTX_PAN];
549
550
551
552
553
554
555
556 if (!ctx_pan->is_active)
557 return 0;
558
559 memset(&cmd, 0, sizeof(cmd));
560
561
562 cmd.num_slots = 2;
563
564 cmd.slots[0].type = 0;
565 cmd.slots[1].type = 1;
566
567 if (priv->hw_roc_setup) {
568
569 slot1 = IWL_MIN_SLOT_TIME;
570 slot0 = 3000;
571 } else if (ctx_bss->vif && ctx_pan->vif) {
572 int bcnint = ctx_pan->beacon_int;
573 int dtim = ctx_pan->vif->bss_conf.dtim_period ?: 1;
574
575
576 cmd.flags |= cpu_to_le16(IWL_WIPAN_PARAMS_FLG_SLOTTED_MODE);
577
578 if (ctx_pan->vif->type == NL80211_IFTYPE_AP &&
579 bcnint &&
580 bcnint != ctx_bss->beacon_int) {
581 IWL_ERR(priv,
582 "beacon intervals don't match (%d, %d)\n",
583 ctx_bss->beacon_int, ctx_pan->beacon_int);
584 } else
585 bcnint = max_t(int, bcnint,
586 ctx_bss->beacon_int);
587 if (!bcnint)
588 bcnint = DEFAULT_BEACON_INTERVAL;
589 slot0 = bcnint / 2;
590 slot1 = bcnint - slot0;
591
592 if (test_bit(STATUS_SCAN_HW, &priv->status) ||
593 (!ctx_bss->vif->bss_conf.idle &&
594 !ctx_bss->vif->bss_conf.assoc)) {
595 slot0 = dtim * bcnint * 3 - IWL_MIN_SLOT_TIME;
596 slot1 = IWL_MIN_SLOT_TIME;
597 } else if (!ctx_pan->vif->bss_conf.idle &&
598 !ctx_pan->vif->bss_conf.assoc) {
599 slot1 = dtim * bcnint * 3 - IWL_MIN_SLOT_TIME;
600 slot0 = IWL_MIN_SLOT_TIME;
601 }
602 } else if (ctx_pan->vif) {
603 slot0 = 0;
604 slot1 = max_t(int, 1, ctx_pan->vif->bss_conf.dtim_period) *
605 ctx_pan->beacon_int;
606 slot1 = max_t(int, DEFAULT_BEACON_INTERVAL, slot1);
607
608 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
609 slot0 = slot1 * 3 - IWL_MIN_SLOT_TIME;
610 slot1 = IWL_MIN_SLOT_TIME;
611 }
612 }
613
614 cmd.slots[0].width = cpu_to_le16(slot0);
615 cmd.slots[1].width = cpu_to_le16(slot1);
616
617 ret = iwl_dvm_send_cmd_pdu(priv, REPLY_WIPAN_PARAMS, CMD_SYNC,
618 sizeof(cmd), &cmd);
619 if (ret)
620 IWL_ERR(priv, "Error setting PAN parameters (%d)\n", ret);
621
622 return ret;
623}
624
625static void _iwl_set_rxon_ht(struct iwl_priv *priv,
626 struct iwl_ht_config *ht_conf,
627 struct iwl_rxon_context *ctx)
628{
629 struct iwl_rxon_cmd *rxon = &ctx->staging;
630
631 if (!ctx->ht.enabled) {
632 rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
633 RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
634 RXON_FLG_HT40_PROT_MSK |
635 RXON_FLG_HT_PROT_MSK);
636 return;
637 }
638
639
640
641
642 rxon->flags |= cpu_to_le32(ctx->ht.protection <<
643 RXON_FLG_HT_OPERATING_MODE_POS);
644
645
646
647
648 rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
649 RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
650 if (iwl_is_ht40_tx_allowed(priv, ctx, NULL)) {
651
652 if (ctx->ht.protection ==
653 IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
654 rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
655
656
657
658
659 switch (ctx->ht.extension_chan_offset) {
660 case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
661 rxon->flags &=
662 ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
663 break;
664 case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
665 rxon->flags |=
666 RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
667 break;
668 }
669 } else {
670
671
672
673
674 switch (ctx->ht.extension_chan_offset) {
675 case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
676 rxon->flags &=
677 ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
678 rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
679 break;
680 case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
681 rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
682 rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
683 break;
684 case IEEE80211_HT_PARAM_CHA_SEC_NONE:
685 default:
686
687
688
689
690 IWL_ERR(priv,
691 "invalid extension channel offset\n");
692 break;
693 }
694 }
695 } else {
696 rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
697 }
698
699 iwlagn_set_rxon_chain(priv, ctx);
700
701 IWL_DEBUG_ASSOC(priv, "rxon flags 0x%X operation mode :0x%X "
702 "extension channel offset 0x%x\n",
703 le32_to_cpu(rxon->flags), ctx->ht.protection,
704 ctx->ht.extension_chan_offset);
705}
706
707void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf)
708{
709 struct iwl_rxon_context *ctx;
710
711 for_each_context(priv, ctx)
712 _iwl_set_rxon_ht(priv, ht_conf, ctx);
713}
714
715
716
717
718
719
720
721
722void iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch,
723 struct iwl_rxon_context *ctx)
724{
725 enum ieee80211_band band = ch->band;
726 u16 channel = ch->hw_value;
727
728 if ((le16_to_cpu(ctx->staging.channel) == channel) &&
729 (priv->band == band))
730 return;
731
732 ctx->staging.channel = cpu_to_le16(channel);
733 if (band == IEEE80211_BAND_5GHZ)
734 ctx->staging.flags &= ~RXON_FLG_BAND_24G_MSK;
735 else
736 ctx->staging.flags |= RXON_FLG_BAND_24G_MSK;
737
738 priv->band = band;
739
740 IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
741
742}
743
744void iwl_set_flags_for_band(struct iwl_priv *priv,
745 struct iwl_rxon_context *ctx,
746 enum ieee80211_band band,
747 struct ieee80211_vif *vif)
748{
749 if (band == IEEE80211_BAND_5GHZ) {
750 ctx->staging.flags &=
751 ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
752 | RXON_FLG_CCK_MSK);
753 ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
754 } else {
755
756 if (vif && vif->bss_conf.use_short_slot)
757 ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
758 else
759 ctx->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
760
761 ctx->staging.flags |= RXON_FLG_BAND_24G_MSK;
762 ctx->staging.flags |= RXON_FLG_AUTO_DETECT_MSK;
763 ctx->staging.flags &= ~RXON_FLG_CCK_MSK;
764 }
765}
766
767static void iwl_set_rxon_hwcrypto(struct iwl_priv *priv,
768 struct iwl_rxon_context *ctx, int hw_decrypt)
769{
770 struct iwl_rxon_cmd *rxon = &ctx->staging;
771
772 if (hw_decrypt)
773 rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
774 else
775 rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
776
777}
778
779
780static int iwl_check_rxon_cmd(struct iwl_priv *priv,
781 struct iwl_rxon_context *ctx)
782{
783 struct iwl_rxon_cmd *rxon = &ctx->staging;
784 u32 errors = 0;
785
786 if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
787 if (rxon->flags & RXON_FLG_TGJ_NARROW_BAND_MSK) {
788 IWL_WARN(priv, "check 2.4G: wrong narrow\n");
789 errors |= BIT(0);
790 }
791 if (rxon->flags & RXON_FLG_RADAR_DETECT_MSK) {
792 IWL_WARN(priv, "check 2.4G: wrong radar\n");
793 errors |= BIT(1);
794 }
795 } else {
796 if (!(rxon->flags & RXON_FLG_SHORT_SLOT_MSK)) {
797 IWL_WARN(priv, "check 5.2G: not short slot!\n");
798 errors |= BIT(2);
799 }
800 if (rxon->flags & RXON_FLG_CCK_MSK) {
801 IWL_WARN(priv, "check 5.2G: CCK!\n");
802 errors |= BIT(3);
803 }
804 }
805 if ((rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1) {
806 IWL_WARN(priv, "mac/bssid mcast!\n");
807 errors |= BIT(4);
808 }
809
810
811 if ((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0 &&
812 (rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0) {
813 IWL_WARN(priv, "neither 1 nor 6 are basic\n");
814 errors |= BIT(5);
815 }
816
817 if (le16_to_cpu(rxon->assoc_id) > 2007) {
818 IWL_WARN(priv, "aid > 2007\n");
819 errors |= BIT(6);
820 }
821
822 if ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
823 == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK)) {
824 IWL_WARN(priv, "CCK and short slot\n");
825 errors |= BIT(7);
826 }
827
828 if ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
829 == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK)) {
830 IWL_WARN(priv, "CCK and auto detect");
831 errors |= BIT(8);
832 }
833
834 if ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
835 RXON_FLG_TGG_PROTECT_MSK)) ==
836 RXON_FLG_TGG_PROTECT_MSK) {
837 IWL_WARN(priv, "TGg but no auto-detect\n");
838 errors |= BIT(9);
839 }
840
841 if (rxon->channel == 0) {
842 IWL_WARN(priv, "zero channel is invalid\n");
843 errors |= BIT(10);
844 }
845
846 WARN(errors, "Invalid RXON (%#x), channel %d",
847 errors, le16_to_cpu(rxon->channel));
848
849 return errors ? -EINVAL : 0;
850}
851
852
853
854
855
856
857
858
859
860static int iwl_full_rxon_required(struct iwl_priv *priv,
861 struct iwl_rxon_context *ctx)
862{
863 const struct iwl_rxon_cmd *staging = &ctx->staging;
864 const struct iwl_rxon_cmd *active = &ctx->active;
865
866#define CHK(cond) \
867 if ((cond)) { \
868 IWL_DEBUG_INFO(priv, "need full RXON - " #cond "\n"); \
869 return 1; \
870 }
871
872#define CHK_NEQ(c1, c2) \
873 if ((c1) != (c2)) { \
874 IWL_DEBUG_INFO(priv, "need full RXON - " \
875 #c1 " != " #c2 " - %d != %d\n", \
876 (c1), (c2)); \
877 return 1; \
878 }
879
880
881 CHK(!iwl_is_associated_ctx(ctx));
882 CHK(!ether_addr_equal(staging->bssid_addr, active->bssid_addr));
883 CHK(!ether_addr_equal(staging->node_addr, active->node_addr));
884 CHK(!ether_addr_equal(staging->wlap_bssid_addr,
885 active->wlap_bssid_addr));
886 CHK_NEQ(staging->dev_type, active->dev_type);
887 CHK_NEQ(staging->channel, active->channel);
888 CHK_NEQ(staging->air_propagation, active->air_propagation);
889 CHK_NEQ(staging->ofdm_ht_single_stream_basic_rates,
890 active->ofdm_ht_single_stream_basic_rates);
891 CHK_NEQ(staging->ofdm_ht_dual_stream_basic_rates,
892 active->ofdm_ht_dual_stream_basic_rates);
893 CHK_NEQ(staging->ofdm_ht_triple_stream_basic_rates,
894 active->ofdm_ht_triple_stream_basic_rates);
895 CHK_NEQ(staging->assoc_id, active->assoc_id);
896
897
898
899
900
901
902 CHK_NEQ(staging->flags & RXON_FLG_BAND_24G_MSK,
903 active->flags & RXON_FLG_BAND_24G_MSK);
904
905
906 CHK_NEQ(staging->filter_flags & RXON_FILTER_ASSOC_MSK,
907 active->filter_flags & RXON_FILTER_ASSOC_MSK);
908
909#undef CHK
910#undef CHK_NEQ
911
912 return 0;
913}
914
915#ifdef CONFIG_IWLWIFI_DEBUG
916void iwl_print_rx_config_cmd(struct iwl_priv *priv,
917 enum iwl_rxon_context_id ctxid)
918{
919 struct iwl_rxon_context *ctx = &priv->contexts[ctxid];
920 struct iwl_rxon_cmd *rxon = &ctx->staging;
921
922 IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
923 iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
924 IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n",
925 le16_to_cpu(rxon->channel));
926 IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n",
927 le32_to_cpu(rxon->flags));
928 IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
929 le32_to_cpu(rxon->filter_flags));
930 IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
931 IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
932 rxon->ofdm_basic_rates);
933 IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n",
934 rxon->cck_basic_rates);
935 IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
936 IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
937 IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n",
938 le16_to_cpu(rxon->assoc_id));
939}
940#endif
941
942static void iwl_calc_basic_rates(struct iwl_priv *priv,
943 struct iwl_rxon_context *ctx)
944{
945 int lowest_present_ofdm = 100;
946 int lowest_present_cck = 100;
947 u8 cck = 0;
948 u8 ofdm = 0;
949
950 if (ctx->vif) {
951 struct ieee80211_supported_band *sband;
952 unsigned long basic = ctx->vif->bss_conf.basic_rates;
953 int i;
954
955 sband = priv->hw->wiphy->bands[priv->hw->conf.chandef.chan->band];
956
957 for_each_set_bit(i, &basic, BITS_PER_LONG) {
958 int hw = sband->bitrates[i].hw_value;
959 if (hw >= IWL_FIRST_OFDM_RATE) {
960 ofdm |= BIT(hw - IWL_FIRST_OFDM_RATE);
961 if (lowest_present_ofdm > hw)
962 lowest_present_ofdm = hw;
963 } else {
964 BUILD_BUG_ON(IWL_FIRST_CCK_RATE != 0);
965
966 cck |= BIT(hw);
967 if (lowest_present_cck > hw)
968 lowest_present_cck = hw;
969 }
970 }
971 }
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996 if (IWL_RATE_24M_INDEX < lowest_present_ofdm)
997 ofdm |= IWL_RATE_24M_MASK >> IWL_FIRST_OFDM_RATE;
998 if (IWL_RATE_12M_INDEX < lowest_present_ofdm)
999 ofdm |= IWL_RATE_12M_MASK >> IWL_FIRST_OFDM_RATE;
1000
1001 ofdm |= IWL_RATE_6M_MASK >> IWL_FIRST_OFDM_RATE;
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016 if (IWL_RATE_11M_INDEX < lowest_present_cck)
1017 cck |= IWL_RATE_11M_MASK >> IWL_FIRST_CCK_RATE;
1018 if (IWL_RATE_5M_INDEX < lowest_present_cck)
1019 cck |= IWL_RATE_5M_MASK >> IWL_FIRST_CCK_RATE;
1020 if (IWL_RATE_2M_INDEX < lowest_present_cck)
1021 cck |= IWL_RATE_2M_MASK >> IWL_FIRST_CCK_RATE;
1022
1023 cck |= IWL_RATE_1M_MASK >> IWL_FIRST_CCK_RATE;
1024
1025 IWL_DEBUG_RATE(priv, "Set basic rates cck:0x%.2x ofdm:0x%.2x\n",
1026 cck, ofdm);
1027
1028
1029 ctx->staging.cck_basic_rates = cck;
1030 ctx->staging.ofdm_basic_rates = ofdm;
1031}
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051int iwlagn_commit_rxon(struct iwl_priv *priv, struct iwl_rxon_context *ctx)
1052{
1053
1054 struct iwl_rxon_cmd *active = (void *)&ctx->active;
1055 bool new_assoc = !!(ctx->staging.filter_flags & RXON_FILTER_ASSOC_MSK);
1056 int ret;
1057
1058 lockdep_assert_held(&priv->mutex);
1059
1060 if (!iwl_is_alive(priv))
1061 return -EBUSY;
1062
1063
1064 BUILD_BUG_ON(NUM_IWL_RXON_CTX != 2);
1065
1066 if (!ctx->is_active)
1067 return 0;
1068
1069
1070 ctx->staging.flags |= RXON_FLG_TSF2HOST_MSK;
1071
1072
1073 iwl_calc_basic_rates(priv, ctx);
1074
1075
1076
1077
1078
1079 if (!priv->hw_params.use_rts_for_aggregation)
1080 ctx->staging.flags |= RXON_FLG_SELF_CTS_EN;
1081
1082 if ((ctx->vif && ctx->vif->bss_conf.use_short_slot) ||
1083 !(ctx->staging.flags & RXON_FLG_BAND_24G_MSK))
1084 ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
1085 else
1086 ctx->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
1087
1088 iwl_print_rx_config_cmd(priv, ctx->ctxid);
1089 ret = iwl_check_rxon_cmd(priv, ctx);
1090 if (ret) {
1091 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
1092 return -EINVAL;
1093 }
1094
1095
1096
1097
1098
1099 if (test_bit(STATUS_CHANNEL_SWITCH_PENDING, &priv->status) &&
1100 (priv->switch_channel != ctx->staging.channel)) {
1101 IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
1102 le16_to_cpu(priv->switch_channel));
1103 iwl_chswitch_done(priv, false);
1104 }
1105
1106
1107
1108
1109
1110
1111 if (!iwl_full_rxon_required(priv, ctx)) {
1112 ret = iwlagn_send_rxon_assoc(priv, ctx);
1113 if (ret) {
1114 IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
1115 return ret;
1116 }
1117
1118 memcpy(active, &ctx->staging, sizeof(*active));
1119
1120
1121
1122
1123 iwl_set_tx_power(priv, priv->tx_power_next, false);
1124
1125
1126 iwl_power_update_mode(priv, true);
1127
1128 return 0;
1129 }
1130
1131 iwl_set_rxon_hwcrypto(priv, ctx, !iwlwifi_mod_params.sw_crypto);
1132
1133 IWL_DEBUG_INFO(priv,
1134 "Going to commit RXON\n"
1135 " * with%s RXON_FILTER_ASSOC_MSK\n"
1136 " * channel = %d\n"
1137 " * bssid = %pM\n",
1138 (new_assoc ? "" : "out"),
1139 le16_to_cpu(ctx->staging.channel),
1140 ctx->staging.bssid_addr);
1141
1142
1143
1144
1145
1146
1147
1148 ret = iwlagn_rxon_disconn(priv, ctx);
1149 if (ret)
1150 return ret;
1151
1152 ret = iwlagn_set_pan_params(priv);
1153 if (ret)
1154 return ret;
1155
1156 if (new_assoc)
1157 return iwlagn_rxon_connect(priv, ctx);
1158
1159 return 0;
1160}
1161
1162void iwlagn_config_ht40(struct ieee80211_conf *conf,
1163 struct iwl_rxon_context *ctx)
1164{
1165 if (conf_is_ht40_minus(conf)) {
1166 ctx->ht.extension_chan_offset =
1167 IEEE80211_HT_PARAM_CHA_SEC_BELOW;
1168 ctx->ht.is_40mhz = true;
1169 } else if (conf_is_ht40_plus(conf)) {
1170 ctx->ht.extension_chan_offset =
1171 IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
1172 ctx->ht.is_40mhz = true;
1173 } else {
1174 ctx->ht.extension_chan_offset =
1175 IEEE80211_HT_PARAM_CHA_SEC_NONE;
1176 ctx->ht.is_40mhz = false;
1177 }
1178}
1179
1180int iwlagn_mac_config(struct ieee80211_hw *hw, u32 changed)
1181{
1182 struct iwl_priv *priv = IWL_MAC80211_GET_DVM(hw);
1183 struct iwl_rxon_context *ctx;
1184 struct ieee80211_conf *conf = &hw->conf;
1185 struct ieee80211_channel *channel = conf->chandef.chan;
1186 int ret = 0;
1187
1188 IWL_DEBUG_MAC80211(priv, "enter: changed %#x\n", changed);
1189
1190 mutex_lock(&priv->mutex);
1191
1192 if (unlikely(test_bit(STATUS_SCANNING, &priv->status))) {
1193 IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
1194 goto out;
1195 }
1196
1197 if (!iwl_is_ready(priv)) {
1198 IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
1199 goto out;
1200 }
1201
1202 if (changed & (IEEE80211_CONF_CHANGE_SMPS |
1203 IEEE80211_CONF_CHANGE_CHANNEL)) {
1204
1205 priv->current_ht_config.smps = conf->smps_mode;
1206
1207
1208
1209
1210
1211
1212
1213
1214 for_each_context(priv, ctx)
1215 iwlagn_set_rxon_chain(priv, ctx);
1216 }
1217
1218 if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
1219 for_each_context(priv, ctx) {
1220
1221 if (ctx->ht.enabled != conf_is_ht(conf))
1222 ctx->ht.enabled = conf_is_ht(conf);
1223
1224 if (ctx->ht.enabled) {
1225
1226
1227 if (!ctx->ht.is_40mhz ||
1228 !iwl_is_associated_ctx(ctx))
1229 iwlagn_config_ht40(conf, ctx);
1230 } else
1231 ctx->ht.is_40mhz = false;
1232
1233
1234
1235
1236
1237 ctx->ht.protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
1238
1239
1240
1241
1242 if (le16_to_cpu(ctx->staging.channel) !=
1243 channel->hw_value)
1244 ctx->staging.flags = 0;
1245
1246 iwl_set_rxon_channel(priv, channel, ctx);
1247 iwl_set_rxon_ht(priv, &priv->current_ht_config);
1248
1249 iwl_set_flags_for_band(priv, ctx, channel->band,
1250 ctx->vif);
1251 }
1252
1253 iwl_update_bcast_stations(priv);
1254 }
1255
1256 if (changed & (IEEE80211_CONF_CHANGE_PS |
1257 IEEE80211_CONF_CHANGE_IDLE)) {
1258 ret = iwl_power_update_mode(priv, false);
1259 if (ret)
1260 IWL_DEBUG_MAC80211(priv, "Error setting sleep level\n");
1261 }
1262
1263 if (changed & IEEE80211_CONF_CHANGE_POWER) {
1264 IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
1265 priv->tx_power_user_lmt, conf->power_level);
1266
1267 iwl_set_tx_power(priv, conf->power_level, false);
1268 }
1269
1270 for_each_context(priv, ctx) {
1271 if (!memcmp(&ctx->staging, &ctx->active, sizeof(ctx->staging)))
1272 continue;
1273 iwlagn_commit_rxon(priv, ctx);
1274 }
1275 out:
1276 mutex_unlock(&priv->mutex);
1277 IWL_DEBUG_MAC80211(priv, "leave\n");
1278
1279 return ret;
1280}
1281
1282static void iwlagn_check_needed_chains(struct iwl_priv *priv,
1283 struct iwl_rxon_context *ctx,
1284 struct ieee80211_bss_conf *bss_conf)
1285{
1286 struct ieee80211_vif *vif = ctx->vif;
1287 struct iwl_rxon_context *tmp;
1288 struct ieee80211_sta *sta;
1289 struct iwl_ht_config *ht_conf = &priv->current_ht_config;
1290 struct ieee80211_sta_ht_cap *ht_cap;
1291 bool need_multiple;
1292
1293 lockdep_assert_held(&priv->mutex);
1294
1295 switch (vif->type) {
1296 case NL80211_IFTYPE_STATION:
1297 rcu_read_lock();
1298 sta = ieee80211_find_sta(vif, bss_conf->bssid);
1299 if (!sta) {
1300
1301
1302
1303
1304
1305
1306 need_multiple = false;
1307 rcu_read_unlock();
1308 break;
1309 }
1310
1311 ht_cap = &sta->ht_cap;
1312
1313 need_multiple = true;
1314
1315
1316
1317
1318
1319 if (ht_cap->mcs.rx_mask[1] == 0 &&
1320 ht_cap->mcs.rx_mask[2] == 0) {
1321 need_multiple = false;
1322 } else if (!(ht_cap->mcs.tx_params &
1323 IEEE80211_HT_MCS_TX_DEFINED)) {
1324
1325 need_multiple = false;
1326 } else if (ht_cap->mcs.tx_params &
1327 IEEE80211_HT_MCS_TX_RX_DIFF) {
1328 int maxstreams;
1329
1330
1331
1332
1333
1334
1335
1336
1337 maxstreams = (ht_cap->mcs.tx_params &
1338 IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK);
1339 maxstreams >>=
1340 IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
1341 maxstreams += 1;
1342
1343 if (maxstreams <= 1)
1344 need_multiple = false;
1345 }
1346
1347 rcu_read_unlock();
1348 break;
1349 case NL80211_IFTYPE_ADHOC:
1350
1351 need_multiple = false;
1352 break;
1353 default:
1354
1355 need_multiple = true;
1356 break;
1357 }
1358
1359 ctx->ht_need_multiple_chains = need_multiple;
1360
1361 if (!need_multiple) {
1362
1363 for_each_context(priv, tmp) {
1364 if (!tmp->vif)
1365 continue;
1366 if (tmp->ht_need_multiple_chains) {
1367 need_multiple = true;
1368 break;
1369 }
1370 }
1371 }
1372
1373 ht_conf->single_chain_sufficient = !need_multiple;
1374}
1375
1376static void iwlagn_chain_noise_reset(struct iwl_priv *priv)
1377{
1378 struct iwl_chain_noise_data *data = &priv->chain_noise_data;
1379 int ret;
1380
1381 if (priv->calib_disabled & IWL_CHAIN_NOISE_CALIB_DISABLED)
1382 return;
1383
1384 if ((data->state == IWL_CHAIN_NOISE_ALIVE) &&
1385 iwl_is_any_associated(priv)) {
1386 struct iwl_calib_chain_noise_reset_cmd cmd;
1387
1388
1389 data->chain_noise_a = 0;
1390 data->chain_noise_b = 0;
1391 data->chain_noise_c = 0;
1392 data->chain_signal_a = 0;
1393 data->chain_signal_b = 0;
1394 data->chain_signal_c = 0;
1395 data->beacon_count = 0;
1396
1397 memset(&cmd, 0, sizeof(cmd));
1398 iwl_set_calib_hdr(&cmd.hdr,
1399 priv->phy_calib_chain_noise_reset_cmd);
1400 ret = iwl_dvm_send_cmd_pdu(priv,
1401 REPLY_PHY_CALIBRATION_CMD,
1402 CMD_SYNC, sizeof(cmd), &cmd);
1403 if (ret)
1404 IWL_ERR(priv,
1405 "Could not send REPLY_PHY_CALIBRATION_CMD\n");
1406 data->state = IWL_CHAIN_NOISE_ACCUMULATE;
1407 IWL_DEBUG_CALIB(priv, "Run chain_noise_calibrate\n");
1408 }
1409}
1410
1411void iwlagn_bss_info_changed(struct ieee80211_hw *hw,
1412 struct ieee80211_vif *vif,
1413 struct ieee80211_bss_conf *bss_conf,
1414 u32 changes)
1415{
1416 struct iwl_priv *priv = IWL_MAC80211_GET_DVM(hw);
1417 struct iwl_rxon_context *ctx = iwl_rxon_ctx_from_vif(vif);
1418 int ret;
1419 bool force = false;
1420
1421 mutex_lock(&priv->mutex);
1422
1423 if (changes & BSS_CHANGED_IDLE && bss_conf->idle) {
1424
1425
1426
1427
1428 iwlagn_lift_passive_no_rx(priv);
1429 }
1430
1431 if (unlikely(!iwl_is_ready(priv))) {
1432 IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
1433 mutex_unlock(&priv->mutex);
1434 return;
1435 }
1436
1437 if (unlikely(!ctx->vif)) {
1438 IWL_DEBUG_MAC80211(priv, "leave - vif is NULL\n");
1439 mutex_unlock(&priv->mutex);
1440 return;
1441 }
1442
1443 if (changes & BSS_CHANGED_BEACON_INT)
1444 force = true;
1445
1446 if (changes & BSS_CHANGED_QOS) {
1447 ctx->qos_data.qos_active = bss_conf->qos;
1448 iwlagn_update_qos(priv, ctx);
1449 }
1450
1451 ctx->staging.assoc_id = cpu_to_le16(vif->bss_conf.aid);
1452 if (vif->bss_conf.use_short_preamble)
1453 ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
1454 else
1455 ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
1456
1457 if (changes & BSS_CHANGED_ASSOC) {
1458 if (bss_conf->assoc) {
1459 priv->timestamp = bss_conf->sync_tsf;
1460 ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
1461 } else {
1462 ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1463
1464 if (ctx->ctxid == IWL_RXON_CTX_BSS)
1465 priv->have_rekey_data = false;
1466 }
1467
1468 iwlagn_bt_coex_rssi_monitor(priv);
1469 }
1470
1471 if (ctx->ht.enabled) {
1472 ctx->ht.protection = bss_conf->ht_operation_mode &
1473 IEEE80211_HT_OP_MODE_PROTECTION;
1474 ctx->ht.non_gf_sta_present = !!(bss_conf->ht_operation_mode &
1475 IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
1476 iwlagn_check_needed_chains(priv, ctx, bss_conf);
1477 iwl_set_rxon_ht(priv, &priv->current_ht_config);
1478 }
1479
1480 iwlagn_set_rxon_chain(priv, ctx);
1481
1482 if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
1483 ctx->staging.flags |= RXON_FLG_TGG_PROTECT_MSK;
1484 else
1485 ctx->staging.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
1486
1487 if (bss_conf->use_cts_prot)
1488 ctx->staging.flags |= RXON_FLG_SELF_CTS_EN;
1489 else
1490 ctx->staging.flags &= ~RXON_FLG_SELF_CTS_EN;
1491
1492 memcpy(ctx->staging.bssid_addr, bss_conf->bssid, ETH_ALEN);
1493
1494 if (vif->type == NL80211_IFTYPE_AP ||
1495 vif->type == NL80211_IFTYPE_ADHOC) {
1496 if (vif->bss_conf.enable_beacon) {
1497 ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
1498 priv->beacon_ctx = ctx;
1499 } else {
1500 ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1501 priv->beacon_ctx = NULL;
1502 }
1503 }
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513 if (vif->type == NL80211_IFTYPE_STATION) {
1514 if (!bss_conf->assoc)
1515 ctx->staging.filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
1516 else
1517 ctx->staging.filter_flags &=
1518 ~RXON_FILTER_BCON_AWARE_MSK;
1519 }
1520
1521 if (force || memcmp(&ctx->staging, &ctx->active, sizeof(ctx->staging)))
1522 iwlagn_commit_rxon(priv, ctx);
1523
1524 if (changes & BSS_CHANGED_ASSOC && bss_conf->assoc) {
1525
1526
1527
1528
1529
1530 if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
1531 iwl_power_update_mode(priv, false);
1532
1533
1534 iwlagn_chain_noise_reset(priv);
1535 priv->start_calib = 1;
1536 }
1537
1538 if (changes & BSS_CHANGED_IBSS) {
1539 ret = iwlagn_manage_ibss_station(priv, vif,
1540 bss_conf->ibss_joined);
1541 if (ret)
1542 IWL_ERR(priv, "failed to %s IBSS station %pM\n",
1543 bss_conf->ibss_joined ? "add" : "remove",
1544 bss_conf->bssid);
1545 }
1546
1547 if (changes & BSS_CHANGED_BEACON && priv->beacon_ctx == ctx) {
1548 if (iwlagn_update_beacon(priv, vif))
1549 IWL_ERR(priv, "Error updating beacon\n");
1550 }
1551
1552 mutex_unlock(&priv->mutex);
1553}
1554
1555void iwlagn_post_scan(struct iwl_priv *priv)
1556{
1557 struct iwl_rxon_context *ctx;
1558
1559
1560
1561
1562
1563 iwl_power_set_mode(priv, &priv->power_data.sleep_cmd_next, false);
1564 iwl_set_tx_power(priv, priv->tx_power_next, false);
1565
1566
1567
1568
1569
1570 for_each_context(priv, ctx)
1571 if (memcmp(&ctx->staging, &ctx->active, sizeof(ctx->staging)))
1572 iwlagn_commit_rxon(priv, ctx);
1573
1574 iwlagn_set_pan_params(priv);
1575}
1576