1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <linux/types.h>
16#include <linux/init.h>
17#include <linux/dma-mapping.h>
18#include <linux/platform_device.h>
19#include <linux/mtd/physmap.h>
20#include <linux/mtd/plat-ram.h>
21#include <linux/memory.h>
22#include <linux/gpio.h>
23#include <linux/smsc911x.h>
24#include <linux/interrupt.h>
25#include <linux/i2c.h>
26#include <linux/i2c/at24.h>
27#include <linux/delay.h>
28#include <linux/spi/spi.h>
29#include <linux/irq.h>
30#include <linux/can/platform/sja1000.h>
31#include <linux/usb/otg.h>
32#include <linux/usb/ulpi.h>
33#include <linux/gfp.h>
34#include <linux/memblock.h>
35#include <linux/regulator/machine.h>
36#include <linux/regulator/fixed.h>
37
38#include <media/soc_camera.h>
39
40#include <asm/mach-types.h>
41#include <asm/mach/arch.h>
42#include <asm/mach/time.h>
43#include <asm/mach/map.h>
44#include <asm/memblock.h>
45
46#include "common.h"
47#include "devices-imx31.h"
48#include "hardware.h"
49#include "iomux-mx3.h"
50#include "pcm037.h"
51#include "ulpi.h"
52
53static enum pcm037_board_variant pcm037_instance = PCM037_PCM970;
54
55static int __init pcm037_variant_setup(char *str)
56{
57 if (!strcmp("eet", str))
58 pcm037_instance = PCM037_EET;
59 else if (strcmp("pcm970", str))
60 pr_warning("Unknown pcm037 baseboard variant %s\n", str);
61
62 return 1;
63}
64
65
66__setup("pcm037_variant=", pcm037_variant_setup);
67
68enum pcm037_board_variant pcm037_variant(void)
69{
70 return pcm037_instance;
71}
72
73
74static unsigned int pcm037_uart1_handshake_pins[] = {
75 MX31_PIN_CTS1__CTS1,
76 MX31_PIN_RTS1__RTS1,
77 MX31_PIN_TXD1__TXD1,
78 MX31_PIN_RXD1__RXD1,
79};
80
81
82static unsigned int pcm037_uart1_pins[] = {
83 MX31_PIN_TXD1__TXD1,
84 MX31_PIN_RXD1__RXD1,
85};
86
87static unsigned int pcm037_pins[] = {
88
89 MX31_PIN_CSPI2_MOSI__SCL,
90 MX31_PIN_CSPI2_MISO__SDA,
91 MX31_PIN_CSPI2_SS2__I2C3_SDA,
92 MX31_PIN_CSPI2_SCLK__I2C3_SCL,
93
94 MX31_PIN_SD1_DATA3__SD1_DATA3,
95 MX31_PIN_SD1_DATA2__SD1_DATA2,
96 MX31_PIN_SD1_DATA1__SD1_DATA1,
97 MX31_PIN_SD1_DATA0__SD1_DATA0,
98 MX31_PIN_SD1_CLK__SD1_CLK,
99 MX31_PIN_SD1_CMD__SD1_CMD,
100 IOMUX_MODE(MX31_PIN_SCK6, IOMUX_CONFIG_GPIO),
101 IOMUX_MODE(MX31_PIN_SFS6, IOMUX_CONFIG_GPIO),
102
103 MX31_PIN_CSPI1_MOSI__MOSI,
104 MX31_PIN_CSPI1_MISO__MISO,
105 MX31_PIN_CSPI1_SCLK__SCLK,
106 MX31_PIN_CSPI1_SPI_RDY__SPI_RDY,
107 MX31_PIN_CSPI1_SS0__SS0,
108 MX31_PIN_CSPI1_SS1__SS1,
109 MX31_PIN_CSPI1_SS2__SS2,
110
111 MX31_PIN_TXD2__TXD2,
112 MX31_PIN_RXD2__RXD2,
113 MX31_PIN_CTS2__CTS2,
114 MX31_PIN_RTS2__RTS2,
115
116 MX31_PIN_CSPI3_MOSI__RXD3,
117 MX31_PIN_CSPI3_MISO__TXD3,
118 MX31_PIN_CSPI3_SCLK__RTS3,
119 MX31_PIN_CSPI3_SPI_RDY__CTS3,
120
121 IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO),
122
123 MX31_PIN_BATT_LINE__OWIRE,
124
125 MX31_PIN_LD0__LD0,
126 MX31_PIN_LD1__LD1,
127 MX31_PIN_LD2__LD2,
128 MX31_PIN_LD3__LD3,
129 MX31_PIN_LD4__LD4,
130 MX31_PIN_LD5__LD5,
131 MX31_PIN_LD6__LD6,
132 MX31_PIN_LD7__LD7,
133 MX31_PIN_LD8__LD8,
134 MX31_PIN_LD9__LD9,
135 MX31_PIN_LD10__LD10,
136 MX31_PIN_LD11__LD11,
137 MX31_PIN_LD12__LD12,
138 MX31_PIN_LD13__LD13,
139 MX31_PIN_LD14__LD14,
140 MX31_PIN_LD15__LD15,
141 MX31_PIN_LD16__LD16,
142 MX31_PIN_LD17__LD17,
143 MX31_PIN_VSYNC3__VSYNC3,
144 MX31_PIN_HSYNC__HSYNC,
145 MX31_PIN_FPSHIFT__FPSHIFT,
146 MX31_PIN_DRDY0__DRDY0,
147 MX31_PIN_D3_REV__D3_REV,
148 MX31_PIN_CONTRAST__CONTRAST,
149 MX31_PIN_D3_SPL__D3_SPL,
150 MX31_PIN_D3_CLS__D3_CLS,
151 MX31_PIN_LCS0__GPI03_23,
152
153 IOMUX_MODE(MX31_PIN_CSI_D5, IOMUX_CONFIG_GPIO),
154 MX31_PIN_CSI_D6__CSI_D6,
155 MX31_PIN_CSI_D7__CSI_D7,
156 MX31_PIN_CSI_D8__CSI_D8,
157 MX31_PIN_CSI_D9__CSI_D9,
158 MX31_PIN_CSI_D10__CSI_D10,
159 MX31_PIN_CSI_D11__CSI_D11,
160 MX31_PIN_CSI_D12__CSI_D12,
161 MX31_PIN_CSI_D13__CSI_D13,
162 MX31_PIN_CSI_D14__CSI_D14,
163 MX31_PIN_CSI_D15__CSI_D15,
164 MX31_PIN_CSI_HSYNC__CSI_HSYNC,
165 MX31_PIN_CSI_MCLK__CSI_MCLK,
166 MX31_PIN_CSI_PIXCLK__CSI_PIXCLK,
167 MX31_PIN_CSI_VSYNC__CSI_VSYNC,
168
169 IOMUX_MODE(MX31_PIN_ATA_DMACK, IOMUX_CONFIG_GPIO),
170
171 MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
172 MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
173 MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
174 MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
175 MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
176 MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
177 MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
178 MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
179 MX31_PIN_USBOTG_CLK__USBOTG_CLK,
180 MX31_PIN_USBOTG_DIR__USBOTG_DIR,
181 MX31_PIN_USBOTG_NXT__USBOTG_NXT,
182 MX31_PIN_USBOTG_STP__USBOTG_STP,
183
184 IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
185 IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
186 IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
187 IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
188 IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
189 IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
190 IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
191 IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
192 IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
193 IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
194 IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
195 IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
196};
197
198static struct physmap_flash_data pcm037_flash_data = {
199 .width = 2,
200};
201
202static struct resource pcm037_flash_resource = {
203 .start = 0xa0000000,
204 .end = 0xa1ffffff,
205 .flags = IORESOURCE_MEM,
206};
207
208static struct platform_device pcm037_flash = {
209 .name = "physmap-flash",
210 .id = 0,
211 .dev = {
212 .platform_data = &pcm037_flash_data,
213 },
214 .resource = &pcm037_flash_resource,
215 .num_resources = 1,
216};
217
218static const struct imxuart_platform_data uart_pdata __initconst = {
219 .flags = IMXUART_HAVE_RTSCTS,
220};
221
222static struct resource smsc911x_resources[] = {
223 {
224 .start = MX31_CS1_BASE_ADDR + 0x300,
225 .end = MX31_CS1_BASE_ADDR + 0x300 + SZ_64K - 1,
226 .flags = IORESOURCE_MEM,
227 }, {
228
229 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
230 },
231};
232
233static struct smsc911x_platform_config smsc911x_info = {
234 .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY |
235 SMSC911X_SAVE_MAC_ADDRESS,
236 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
237 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
238 .phy_interface = PHY_INTERFACE_MODE_MII,
239};
240
241static struct platform_device pcm037_eth = {
242 .name = "smsc911x",
243 .id = -1,
244 .num_resources = ARRAY_SIZE(smsc911x_resources),
245 .resource = smsc911x_resources,
246 .dev = {
247 .platform_data = &smsc911x_info,
248 },
249};
250
251static struct platdata_mtd_ram pcm038_sram_data = {
252 .bankwidth = 2,
253};
254
255static struct resource pcm038_sram_resource = {
256 .start = MX31_CS4_BASE_ADDR,
257 .end = MX31_CS4_BASE_ADDR + 512 * 1024 - 1,
258 .flags = IORESOURCE_MEM,
259};
260
261static struct platform_device pcm037_sram_device = {
262 .name = "mtd-ram",
263 .id = 0,
264 .dev = {
265 .platform_data = &pcm038_sram_data,
266 },
267 .num_resources = 1,
268 .resource = &pcm038_sram_resource,
269};
270
271static const struct mxc_nand_platform_data
272pcm037_nand_board_info __initconst = {
273 .width = 1,
274 .hw_ecc = 1,
275};
276
277static const struct imxi2c_platform_data pcm037_i2c1_data __initconst = {
278 .bitrate = 100000,
279};
280
281static const struct imxi2c_platform_data pcm037_i2c2_data __initconst = {
282 .bitrate = 20000,
283};
284
285static struct at24_platform_data board_eeprom = {
286 .byte_len = 4096,
287 .page_size = 32,
288 .flags = AT24_FLAG_ADDR16,
289};
290
291static int pcm037_camera_power(struct device *dev, int on)
292{
293
294 gpio_set_value(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), !on);
295 return 0;
296}
297
298static struct i2c_board_info pcm037_i2c_camera[] = {
299 {
300 I2C_BOARD_INFO("mt9t031", 0x5d),
301 }, {
302 I2C_BOARD_INFO("mt9v022", 0x48),
303 },
304};
305
306static struct soc_camera_link iclink_mt9v022 = {
307 .bus_id = 0,
308 .board_info = &pcm037_i2c_camera[1],
309 .i2c_adapter_id = 2,
310};
311
312static struct soc_camera_link iclink_mt9t031 = {
313 .bus_id = 0,
314 .power = pcm037_camera_power,
315 .board_info = &pcm037_i2c_camera[0],
316 .i2c_adapter_id = 2,
317};
318
319static struct i2c_board_info pcm037_i2c_devices[] = {
320 {
321 I2C_BOARD_INFO("at24", 0x52),
322 .platform_data = &board_eeprom,
323 }, {
324 I2C_BOARD_INFO("pcf8563", 0x51),
325 }
326};
327
328static struct platform_device pcm037_mt9t031 = {
329 .name = "soc-camera-pdrv",
330 .id = 0,
331 .dev = {
332 .platform_data = &iclink_mt9t031,
333 },
334};
335
336static struct platform_device pcm037_mt9v022 = {
337 .name = "soc-camera-pdrv",
338 .id = 1,
339 .dev = {
340 .platform_data = &iclink_mt9v022,
341 },
342};
343
344
345#ifdef PCM970_SDHC_RW_SWITCH
346static int pcm970_sdhc1_get_ro(struct device *dev)
347{
348 return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_SFS6));
349}
350#endif
351
352#define SDHC1_GPIO_WP IOMUX_TO_GPIO(MX31_PIN_SFS6)
353#define SDHC1_GPIO_DET IOMUX_TO_GPIO(MX31_PIN_SCK6)
354
355static int pcm970_sdhc1_init(struct device *dev, irq_handler_t detect_irq,
356 void *data)
357{
358 int ret;
359
360 ret = gpio_request(SDHC1_GPIO_DET, "sdhc-detect");
361 if (ret)
362 return ret;
363
364 gpio_direction_input(SDHC1_GPIO_DET);
365
366#ifdef PCM970_SDHC_RW_SWITCH
367 ret = gpio_request(SDHC1_GPIO_WP, "sdhc-wp");
368 if (ret)
369 goto err_gpio_free;
370 gpio_direction_input(SDHC1_GPIO_WP);
371#endif
372
373 ret = request_irq(gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_SCK6)), detect_irq,
374 IRQF_DISABLED | IRQF_TRIGGER_FALLING,
375 "sdhc-detect", data);
376 if (ret)
377 goto err_gpio_free_2;
378
379 return 0;
380
381err_gpio_free_2:
382#ifdef PCM970_SDHC_RW_SWITCH
383 gpio_free(SDHC1_GPIO_WP);
384err_gpio_free:
385#endif
386 gpio_free(SDHC1_GPIO_DET);
387
388 return ret;
389}
390
391static void pcm970_sdhc1_exit(struct device *dev, void *data)
392{
393 free_irq(gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_SCK6)), data);
394 gpio_free(SDHC1_GPIO_DET);
395 gpio_free(SDHC1_GPIO_WP);
396}
397
398static const struct imxmmc_platform_data sdhc_pdata __initconst = {
399#ifdef PCM970_SDHC_RW_SWITCH
400 .get_ro = pcm970_sdhc1_get_ro,
401#endif
402 .init = pcm970_sdhc1_init,
403 .exit = pcm970_sdhc1_exit,
404};
405
406struct mx3_camera_pdata camera_pdata __initdata = {
407 .flags = MX3_CAMERA_DATAWIDTH_8 | MX3_CAMERA_DATAWIDTH_10,
408 .mclk_10khz = 2000,
409};
410
411static phys_addr_t mx3_camera_base __initdata;
412#define MX3_CAMERA_BUF_SIZE SZ_4M
413
414static int __init pcm037_init_camera(void)
415{
416 int dma, ret = -ENOMEM;
417 struct platform_device *pdev = imx31_alloc_mx3_camera(&camera_pdata);
418
419 if (IS_ERR(pdev))
420 return PTR_ERR(pdev);
421
422 dma = dma_declare_coherent_memory(&pdev->dev,
423 mx3_camera_base, mx3_camera_base,
424 MX3_CAMERA_BUF_SIZE,
425 DMA_MEMORY_MAP | DMA_MEMORY_EXCLUSIVE);
426 if (!(dma & DMA_MEMORY_MAP))
427 goto err;
428
429 ret = platform_device_add(pdev);
430 if (ret)
431err:
432 platform_device_put(pdev);
433
434 return ret;
435}
436
437static struct platform_device *devices[] __initdata = {
438 &pcm037_flash,
439 &pcm037_sram_device,
440 &pcm037_mt9t031,
441 &pcm037_mt9v022,
442};
443
444static const struct fb_videomode fb_modedb[] = {
445 {
446
447 .name = "Sharp-LQ035Q7DH06-QVGA",
448 .refresh = 60,
449 .xres = 240,
450 .yres = 320,
451 .pixclock = 185925,
452 .left_margin = 9,
453 .right_margin = 16,
454 .upper_margin = 7,
455 .lower_margin = 9,
456 .hsync_len = 1,
457 .vsync_len = 1,
458 .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE |
459 FB_SYNC_CLK_INVERT | FB_SYNC_CLK_IDLE_EN,
460 .vmode = FB_VMODE_NONINTERLACED,
461 .flag = 0,
462 }, {
463
464 .name = "TX090",
465 .refresh = 60,
466 .xres = 240,
467 .yres = 320,
468 .pixclock = 38255,
469 .left_margin = 144,
470 .right_margin = 0,
471 .upper_margin = 7,
472 .lower_margin = 40,
473 .hsync_len = 96,
474 .vsync_len = 1,
475 .sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH,
476 .vmode = FB_VMODE_NONINTERLACED,
477 .flag = 0,
478 }, {
479
480 .name = "CMEL-OLED",
481 .refresh = 60,
482 .xres = 240,
483 .yres = 320,
484 .pixclock = 185925,
485 .left_margin = 9,
486 .right_margin = 16,
487 .upper_margin = 7,
488 .lower_margin = 9,
489 .hsync_len = 1,
490 .vsync_len = 1,
491 .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_CLK_INVERT,
492 .vmode = FB_VMODE_NONINTERLACED,
493 .flag = 0,
494 },
495};
496
497static struct mx3fb_platform_data mx3fb_pdata = {
498 .name = "Sharp-LQ035Q7DH06-QVGA",
499 .mode = fb_modedb,
500 .num_modes = ARRAY_SIZE(fb_modedb),
501};
502
503static struct resource pcm970_sja1000_resources[] = {
504 {
505 .start = MX31_CS5_BASE_ADDR,
506 .end = MX31_CS5_BASE_ADDR + 0x100 - 1,
507 .flags = IORESOURCE_MEM,
508 }, {
509
510 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
511 },
512};
513
514struct sja1000_platform_data pcm970_sja1000_platform_data = {
515 .osc_freq = 16000000,
516 .ocr = OCR_TX1_PULLDOWN | OCR_TX0_PUSHPULL,
517 .cdr = CDR_CBP,
518};
519
520static struct platform_device pcm970_sja1000 = {
521 .name = "sja1000_platform",
522 .dev = {
523 .platform_data = &pcm970_sja1000_platform_data,
524 },
525 .resource = pcm970_sja1000_resources,
526 .num_resources = ARRAY_SIZE(pcm970_sja1000_resources),
527};
528
529static int pcm037_otg_init(struct platform_device *pdev)
530{
531 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_DIFF_UNI);
532}
533
534static struct mxc_usbh_platform_data otg_pdata __initdata = {
535 .init = pcm037_otg_init,
536 .portsc = MXC_EHCI_MODE_ULPI,
537};
538
539static int pcm037_usbh2_init(struct platform_device *pdev)
540{
541 return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_INTERFACE_DIFF_UNI);
542}
543
544static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
545 .init = pcm037_usbh2_init,
546 .portsc = MXC_EHCI_MODE_ULPI,
547};
548
549static const struct fsl_usb2_platform_data otg_device_pdata __initconst = {
550 .operating_mode = FSL_USB2_DR_DEVICE,
551 .phy_mode = FSL_USB2_PHY_ULPI,
552};
553
554static bool otg_mode_host __initdata;
555
556static int __init pcm037_otg_mode(char *options)
557{
558 if (!strcmp(options, "host"))
559 otg_mode_host = true;
560 else if (!strcmp(options, "device"))
561 otg_mode_host = false;
562 else
563 pr_info("otg_mode neither \"host\" nor \"device\". "
564 "Defaulting to device\n");
565 return 1;
566}
567__setup("otg_mode=", pcm037_otg_mode);
568
569static struct regulator_consumer_supply dummy_supplies[] = {
570 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
571 REGULATOR_SUPPLY("vddvario", "smsc911x"),
572};
573
574
575
576
577static void __init pcm037_init(void)
578{
579 int ret;
580
581 imx31_soc_init();
582
583 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
584
585 mxc_iomux_set_gpr(MUX_PGP_UH2, 1);
586
587 mxc_iomux_setup_multiple_pins(pcm037_pins, ARRAY_SIZE(pcm037_pins),
588 "pcm037");
589
590#define H2_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS \
591 | PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
592
593 mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, H2_PAD_CFG);
594 mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, H2_PAD_CFG);
595 mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, H2_PAD_CFG);
596 mxc_iomux_set_pad(MX31_PIN_USBH2_STP, H2_PAD_CFG);
597 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, H2_PAD_CFG);
598 mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, H2_PAD_CFG);
599 mxc_iomux_set_pad(MX31_PIN_SRXD6, H2_PAD_CFG);
600 mxc_iomux_set_pad(MX31_PIN_STXD6, H2_PAD_CFG);
601 mxc_iomux_set_pad(MX31_PIN_SFS3, H2_PAD_CFG);
602 mxc_iomux_set_pad(MX31_PIN_SCK3, H2_PAD_CFG);
603 mxc_iomux_set_pad(MX31_PIN_SRXD3, H2_PAD_CFG);
604 mxc_iomux_set_pad(MX31_PIN_STXD3, H2_PAD_CFG);
605
606 if (pcm037_variant() == PCM037_EET)
607 mxc_iomux_setup_multiple_pins(pcm037_uart1_pins,
608 ARRAY_SIZE(pcm037_uart1_pins), "pcm037_uart1");
609 else
610 mxc_iomux_setup_multiple_pins(pcm037_uart1_handshake_pins,
611 ARRAY_SIZE(pcm037_uart1_handshake_pins),
612 "pcm037_uart1");
613
614 platform_add_devices(devices, ARRAY_SIZE(devices));
615
616 imx31_add_imx2_wdt();
617 imx31_add_imx_uart0(&uart_pdata);
618
619 imx31_add_imx_uart1(&uart_pdata);
620 imx31_add_imx_uart2(&uart_pdata);
621
622 imx31_add_mxc_w1();
623
624
625 ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1), "lan9217-irq");
626 if (ret)
627 pr_warning("could not get LAN irq gpio\n");
628 else {
629 gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1));
630 smsc911x_resources[1].start =
631 gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1));
632 smsc911x_resources[1].end =
633 gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_GPIO3_1));
634 platform_device_register(&pcm037_eth);
635 }
636
637
638
639 i2c_register_board_info(1, pcm037_i2c_devices,
640 ARRAY_SIZE(pcm037_i2c_devices));
641
642 imx31_add_imx_i2c1(&pcm037_i2c1_data);
643 imx31_add_imx_i2c2(&pcm037_i2c2_data);
644
645 imx31_add_mxc_nand(&pcm037_nand_board_info);
646 imx31_add_mxc_mmc(0, &sdhc_pdata);
647 imx31_add_ipu_core();
648 imx31_add_mx3_sdc_fb(&mx3fb_pdata);
649
650
651
652 ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), "mt9t031-power");
653 if (!ret)
654 gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_CSI_D5), 1);
655 else
656 iclink_mt9t031.power = NULL;
657
658 pcm037_init_camera();
659
660 pcm970_sja1000_resources[1].start =
661 gpio_to_irq(IOMUX_TO_GPIO(IOMUX_PIN(48, 105)));
662 pcm970_sja1000_resources[1].end =
663 gpio_to_irq(IOMUX_TO_GPIO(IOMUX_PIN(48, 105)));
664 platform_device_register(&pcm970_sja1000);
665
666 if (otg_mode_host) {
667 otg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
668 ULPI_OTG_DRVVBUS_EXT);
669 if (otg_pdata.otg)
670 imx31_add_mxc_ehci_otg(&otg_pdata);
671 }
672
673 usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
674 ULPI_OTG_DRVVBUS_EXT);
675 if (usbh2_pdata.otg)
676 imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
677
678 if (!otg_mode_host)
679 imx31_add_fsl_usb2_udc(&otg_device_pdata);
680
681}
682
683static void __init pcm037_timer_init(void)
684{
685 mx31_clocks_init(26000000);
686}
687
688static void __init pcm037_reserve(void)
689{
690
691 mx3_camera_base = arm_memblock_steal(MX3_CAMERA_BUF_SIZE,
692 MX3_CAMERA_BUF_SIZE);
693}
694
695static void __init pcm037_init_late(void)
696{
697 pcm037_eet_init_devices();
698}
699
700MACHINE_START(PCM037, "Phytec Phycore pcm037")
701
702 .atag_offset = 0x100,
703 .reserve = pcm037_reserve,
704 .map_io = mx31_map_io,
705 .init_early = imx31_init_early,
706 .init_irq = mx31_init_irq,
707 .handle_irq = imx31_handle_irq,
708 .init_time = pcm037_timer_init,
709 .init_machine = pcm037_init,
710 .init_late = pcm037_init_late,
711 .restart = mxc_restart,
712MACHINE_END
713
