1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20#include <linux/export.h>
21#include <linux/kernel.h>
22#include <linux/stddef.h>
23#include <linux/ioport.h>
24#include <linux/delay.h>
25#include <linux/utsname.h>
26#include <linux/initrd.h>
27#include <linux/console.h>
28#include <linux/bootmem.h>
29#include <linux/seq_file.h>
30#include <linux/screen_info.h>
31#include <linux/init.h>
32#include <linux/kexec.h>
33#include <linux/crash_dump.h>
34#include <linux/root_dev.h>
35#include <linux/clk-provider.h>
36#include <linux/cpu.h>
37#include <linux/interrupt.h>
38#include <linux/smp.h>
39#include <linux/fs.h>
40#include <linux/proc_fs.h>
41#include <linux/memblock.h>
42#include <linux/of_fdt.h>
43#include <linux/of_platform.h>
44
45#include <asm/cputype.h>
46#include <asm/elf.h>
47#include <asm/cputable.h>
48#include <asm/sections.h>
49#include <asm/setup.h>
50#include <asm/smp_plat.h>
51#include <asm/cacheflush.h>
52#include <asm/tlbflush.h>
53#include <asm/traps.h>
54#include <asm/memblock.h>
55#include <asm/psci.h>
56
57unsigned int processor_id;
58EXPORT_SYMBOL(processor_id);
59
60unsigned long elf_hwcap __read_mostly;
61EXPORT_SYMBOL_GPL(elf_hwcap);
62
63static const char *cpu_name;
64static const char *machine_name;
65phys_addr_t __fdt_pointer __initdata;
66
67
68
69
70static struct resource mem_res[] = {
71 {
72 .name = "Kernel code",
73 .start = 0,
74 .end = 0,
75 .flags = IORESOURCE_MEM
76 },
77 {
78 .name = "Kernel data",
79 .start = 0,
80 .end = 0,
81 .flags = IORESOURCE_MEM
82 }
83};
84
85#define kernel_code mem_res[0]
86#define kernel_data mem_res[1]
87
88void __init early_print(const char *str, ...)
89{
90 char buf[256];
91 va_list ap;
92
93 va_start(ap, str);
94 vsnprintf(buf, sizeof(buf), str, ap);
95 va_end(ap);
96
97 printk("%s", buf);
98}
99
100static void __init setup_processor(void)
101{
102 struct cpu_info *cpu_info;
103
104
105
106
107
108
109 cpu_info = lookup_processor_type(read_cpuid_id());
110 if (!cpu_info) {
111 printk("CPU configuration botched (ID %08x), unable to continue.\n",
112 read_cpuid_id());
113 while (1);
114 }
115
116 cpu_name = cpu_info->cpu_name;
117
118 printk("CPU: %s [%08x] revision %d\n",
119 cpu_name, read_cpuid_id(), read_cpuid_id() & 15);
120
121 sprintf(init_utsname()->machine, "aarch64");
122 elf_hwcap = 0;
123}
124
125static void __init setup_machine_fdt(phys_addr_t dt_phys)
126{
127 struct boot_param_header *devtree;
128 unsigned long dt_root;
129
130
131 if (!dt_phys) {
132 early_print("\n"
133 "Error: NULL or invalid device tree blob\n"
134 "The dtb must be 8-byte aligned and passed in the first 512MB of memory\n"
135 "\nPlease check your bootloader.\n");
136
137 while (true)
138 cpu_relax();
139
140 }
141
142 devtree = phys_to_virt(dt_phys);
143
144
145 if (be32_to_cpu(devtree->magic) != OF_DT_HEADER) {
146 early_print("\n"
147 "Error: invalid device tree blob at physical address 0x%p (virtual address 0x%p)\n"
148 "Expected 0x%x, found 0x%x\n"
149 "\nPlease check your bootloader.\n",
150 dt_phys, devtree, OF_DT_HEADER,
151 be32_to_cpu(devtree->magic));
152
153 while (true)
154 cpu_relax();
155 }
156
157 initial_boot_params = devtree;
158 dt_root = of_get_flat_dt_root();
159
160 machine_name = of_get_flat_dt_prop(dt_root, "model", NULL);
161 if (!machine_name)
162 machine_name = of_get_flat_dt_prop(dt_root, "compatible", NULL);
163 if (!machine_name)
164 machine_name = "<unknown>";
165 pr_info("Machine: %s\n", machine_name);
166
167
168 of_scan_flat_dt(early_init_dt_scan_chosen, boot_command_line);
169
170 of_scan_flat_dt(early_init_dt_scan_root, NULL);
171
172 of_scan_flat_dt(early_init_dt_scan_memory, NULL);
173}
174
175void __init early_init_dt_add_memory_arch(u64 base, u64 size)
176{
177 base &= PAGE_MASK;
178 size &= PAGE_MASK;
179 if (base + size < PHYS_OFFSET) {
180 pr_warning("Ignoring memory block 0x%llx - 0x%llx\n",
181 base, base + size);
182 return;
183 }
184 if (base < PHYS_OFFSET) {
185 pr_warning("Ignoring memory range 0x%llx - 0x%llx\n",
186 base, PHYS_OFFSET);
187 size -= PHYS_OFFSET - base;
188 base = PHYS_OFFSET;
189 }
190 memblock_add(base, size);
191}
192
193
194
195
196static int __init early_mem(char *p)
197{
198 phys_addr_t limit;
199
200 if (!p)
201 return 1;
202
203 limit = memparse(p, &p) & PAGE_MASK;
204 pr_notice("Memory limited to %lldMB\n", limit >> 20);
205
206 memblock_enforce_memory_limit(limit);
207
208 return 0;
209}
210early_param("mem", early_mem);
211
212static void __init request_standard_resources(void)
213{
214 struct memblock_region *region;
215 struct resource *res;
216
217 kernel_code.start = virt_to_phys(_text);
218 kernel_code.end = virt_to_phys(_etext - 1);
219 kernel_data.start = virt_to_phys(_sdata);
220 kernel_data.end = virt_to_phys(_end - 1);
221
222 for_each_memblock(memory, region) {
223 res = alloc_bootmem_low(sizeof(*res));
224 res->name = "System RAM";
225 res->start = __pfn_to_phys(memblock_region_memory_base_pfn(region));
226 res->end = __pfn_to_phys(memblock_region_memory_end_pfn(region)) - 1;
227 res->flags = IORESOURCE_MEM | IORESOURCE_BUSY;
228
229 request_resource(&iomem_resource, res);
230
231 if (kernel_code.start >= res->start &&
232 kernel_code.end <= res->end)
233 request_resource(res, &kernel_code);
234 if (kernel_data.start >= res->start &&
235 kernel_data.end <= res->end)
236 request_resource(res, &kernel_data);
237 }
238}
239
240u64 __cpu_logical_map[NR_CPUS] = { [0 ... NR_CPUS-1] = INVALID_HWID };
241
242void __init setup_arch(char **cmdline_p)
243{
244 setup_processor();
245
246 setup_machine_fdt(__fdt_pointer);
247
248 init_mm.start_code = (unsigned long) _text;
249 init_mm.end_code = (unsigned long) _etext;
250 init_mm.end_data = (unsigned long) _edata;
251 init_mm.brk = (unsigned long) _end;
252
253 *cmdline_p = boot_command_line;
254
255 parse_early_param();
256
257 arm64_memblock_init();
258
259 paging_init();
260 request_standard_resources();
261
262 unflatten_device_tree();
263
264 psci_init();
265
266 cpu_logical_map(0) = read_cpuid_mpidr() & MPIDR_HWID_BITMASK;
267#ifdef CONFIG_SMP
268 smp_init_cpus();
269#endif
270
271#ifdef CONFIG_VT
272#if defined(CONFIG_VGA_CONSOLE)
273 conswitchp = &vga_con;
274#elif defined(CONFIG_DUMMY_CONSOLE)
275 conswitchp = &dummy_con;
276#endif
277#endif
278}
279
280static int __init arm64_device_init(void)
281{
282 of_clk_init(NULL);
283 of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
284 return 0;
285}
286arch_initcall(arm64_device_init);
287
288static DEFINE_PER_CPU(struct cpu, cpu_data);
289
290static int __init topology_init(void)
291{
292 int i;
293
294 for_each_possible_cpu(i) {
295 struct cpu *cpu = &per_cpu(cpu_data, i);
296 cpu->hotpluggable = 1;
297 register_cpu(cpu, i);
298 }
299
300 return 0;
301}
302subsys_initcall(topology_init);
303
304static const char *hwcap_str[] = {
305 "fp",
306 "asimd",
307 NULL
308};
309
310static int c_show(struct seq_file *m, void *v)
311{
312 int i;
313
314 seq_printf(m, "Processor\t: %s rev %d (%s)\n",
315 cpu_name, read_cpuid_id() & 15, ELF_PLATFORM);
316
317 for_each_online_cpu(i) {
318
319
320
321
322
323#ifdef CONFIG_SMP
324 seq_printf(m, "processor\t: %d\n", i);
325#endif
326 }
327
328
329 seq_puts(m, "Features\t: ");
330
331 for (i = 0; hwcap_str[i]; i++)
332 if (elf_hwcap & (1 << i))
333 seq_printf(m, "%s ", hwcap_str[i]);
334
335 seq_printf(m, "\nCPU implementer\t: 0x%02x\n", read_cpuid_id() >> 24);
336 seq_printf(m, "CPU architecture: AArch64\n");
337 seq_printf(m, "CPU variant\t: 0x%x\n", (read_cpuid_id() >> 20) & 15);
338 seq_printf(m, "CPU part\t: 0x%03x\n", (read_cpuid_id() >> 4) & 0xfff);
339 seq_printf(m, "CPU revision\t: %d\n", read_cpuid_id() & 15);
340
341 seq_puts(m, "\n");
342
343 seq_printf(m, "Hardware\t: %s\n", machine_name);
344
345 return 0;
346}
347
348static void *c_start(struct seq_file *m, loff_t *pos)
349{
350 return *pos < 1 ? (void *)1 : NULL;
351}
352
353static void *c_next(struct seq_file *m, void *v, loff_t *pos)
354{
355 ++*pos;
356 return NULL;
357}
358
359static void c_stop(struct seq_file *m, void *v)
360{
361}
362
363const struct seq_operations cpuinfo_op = {
364 .start = c_start,
365 .next = c_next,
366 .stop = c_stop,
367 .show = c_show
368};
369
