1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30#include <linux/module.h>
31#include <linux/moduleparam.h>
32#include <linux/kernel.h>
33#include <linux/errno.h>
34#include <linux/string.h>
35#include <linux/mm.h>
36#include <linux/slab.h>
37#include <linux/delay.h>
38#include <linux/fb.h>
39#include <linux/init.h>
40#include <linux/pci.h>
41#ifdef CONFIG_MTRR
42#include <asm/mtrr.h>
43#endif
44
45#include <video/permedia2.h>
46#include <video/cvisionppc.h>
47
48#if !defined(__LITTLE_ENDIAN) && !defined(__BIG_ENDIAN)
49#error "The endianness of the target host has not been defined."
50#endif
51
52#if !defined(CONFIG_PCI)
53#error "Only generic PCI cards supported."
54#endif
55
56#undef PM2FB_MASTER_DEBUG
57#ifdef PM2FB_MASTER_DEBUG
58#define DPRINTK(a, b...) \
59 printk(KERN_DEBUG "pm2fb: %s: " a, __func__ , ## b)
60#else
61#define DPRINTK(a, b...)
62#endif
63
64#define PM2_PIXMAP_SIZE (1600 * 4)
65
66
67
68
69static int hwcursor = 1;
70static char *mode_option;
71
72
73
74
75
76
77
78
79
80
81static bool lowhsync;
82static bool lowvsync;
83static bool noaccel;
84
85#ifdef CONFIG_MTRR
86static bool nomtrr;
87#endif
88
89
90
91
92
93struct pm2fb_par
94{
95 pm2type_t type;
96 unsigned char __iomem *v_regs;
97 u32 memclock;
98 u32 video;
99 u32 mem_config;
100 u32 mem_control;
101 u32 boot_address;
102 u32 palette[16];
103 int mtrr_handle;
104};
105
106
107
108
109
110static struct fb_fix_screeninfo pm2fb_fix = {
111 .id = "",
112 .type = FB_TYPE_PACKED_PIXELS,
113 .visual = FB_VISUAL_PSEUDOCOLOR,
114 .xpanstep = 1,
115 .ypanstep = 1,
116 .ywrapstep = 0,
117 .accel = FB_ACCEL_3DLABS_PERMEDIA2,
118};
119
120
121
122
123static struct fb_var_screeninfo pm2fb_var = {
124
125 .xres = 640,
126 .yres = 480,
127 .xres_virtual = 640,
128 .yres_virtual = 480,
129 .bits_per_pixel = 8,
130 .red = {0, 8, 0},
131 .blue = {0, 8, 0},
132 .green = {0, 8, 0},
133 .activate = FB_ACTIVATE_NOW,
134 .height = -1,
135 .width = -1,
136 .accel_flags = 0,
137 .pixclock = 39721,
138 .left_margin = 40,
139 .right_margin = 24,
140 .upper_margin = 32,
141 .lower_margin = 11,
142 .hsync_len = 96,
143 .vsync_len = 2,
144 .vmode = FB_VMODE_NONINTERLACED
145};
146
147
148
149
150
151static inline u32 pm2_RD(struct pm2fb_par *p, s32 off)
152{
153 return fb_readl(p->v_regs + off);
154}
155
156static inline void pm2_WR(struct pm2fb_par *p, s32 off, u32 v)
157{
158 fb_writel(v, p->v_regs + off);
159}
160
161static inline u32 pm2_RDAC_RD(struct pm2fb_par *p, s32 idx)
162{
163 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, idx);
164 mb();
165 return pm2_RD(p, PM2R_RD_INDEXED_DATA);
166}
167
168static inline u32 pm2v_RDAC_RD(struct pm2fb_par *p, s32 idx)
169{
170 pm2_WR(p, PM2VR_RD_INDEX_LOW, idx & 0xff);
171 mb();
172 return pm2_RD(p, PM2VR_RD_INDEXED_DATA);
173}
174
175static inline void pm2_RDAC_WR(struct pm2fb_par *p, s32 idx, u32 v)
176{
177 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, idx);
178 wmb();
179 pm2_WR(p, PM2R_RD_INDEXED_DATA, v);
180 wmb();
181}
182
183static inline void pm2v_RDAC_WR(struct pm2fb_par *p, s32 idx, u32 v)
184{
185 pm2_WR(p, PM2VR_RD_INDEX_LOW, idx & 0xff);
186 wmb();
187 pm2_WR(p, PM2VR_RD_INDEXED_DATA, v);
188 wmb();
189}
190
191#ifdef CONFIG_FB_PM2_FIFO_DISCONNECT
192#define WAIT_FIFO(p, a)
193#else
194static inline void WAIT_FIFO(struct pm2fb_par *p, u32 a)
195{
196 while (pm2_RD(p, PM2R_IN_FIFO_SPACE) < a)
197 cpu_relax();
198}
199#endif
200
201
202
203
204#define PACKPP(p0, p1, p2) (((p2) << 6) | ((p1) << 3) | (p0))
205static const struct {
206 u16 width;
207 u16 pp;
208} pp_table[] = {
209 { 32, PACKPP(1, 0, 0) }, { 64, PACKPP(1, 1, 0) },
210 { 96, PACKPP(1, 1, 1) }, { 128, PACKPP(2, 1, 1) },
211 { 160, PACKPP(2, 2, 1) }, { 192, PACKPP(2, 2, 2) },
212 { 224, PACKPP(3, 2, 1) }, { 256, PACKPP(3, 2, 2) },
213 { 288, PACKPP(3, 3, 1) }, { 320, PACKPP(3, 3, 2) },
214 { 384, PACKPP(3, 3, 3) }, { 416, PACKPP(4, 3, 1) },
215 { 448, PACKPP(4, 3, 2) }, { 512, PACKPP(4, 3, 3) },
216 { 544, PACKPP(4, 4, 1) }, { 576, PACKPP(4, 4, 2) },
217 { 640, PACKPP(4, 4, 3) }, { 768, PACKPP(4, 4, 4) },
218 { 800, PACKPP(5, 4, 1) }, { 832, PACKPP(5, 4, 2) },
219 { 896, PACKPP(5, 4, 3) }, { 1024, PACKPP(5, 4, 4) },
220 { 1056, PACKPP(5, 5, 1) }, { 1088, PACKPP(5, 5, 2) },
221 { 1152, PACKPP(5, 5, 3) }, { 1280, PACKPP(5, 5, 4) },
222 { 1536, PACKPP(5, 5, 5) }, { 1568, PACKPP(6, 5, 1) },
223 { 1600, PACKPP(6, 5, 2) }, { 1664, PACKPP(6, 5, 3) },
224 { 1792, PACKPP(6, 5, 4) }, { 2048, PACKPP(6, 5, 5) },
225 { 0, 0 } };
226
227static u32 partprod(u32 xres)
228{
229 int i;
230
231 for (i = 0; pp_table[i].width && pp_table[i].width != xres; i++)
232 ;
233 if (pp_table[i].width == 0)
234 DPRINTK("invalid width %u\n", xres);
235 return pp_table[i].pp;
236}
237
238static u32 to3264(u32 timing, int bpp, int is64)
239{
240 switch (bpp) {
241 case 24:
242 timing *= 3;
243 case 8:
244 timing >>= 1;
245 case 16:
246 timing >>= 1;
247 case 32:
248 break;
249 }
250 if (is64)
251 timing >>= 1;
252 return timing;
253}
254
255static void pm2_mnp(u32 clk, unsigned char *mm, unsigned char *nn,
256 unsigned char *pp)
257{
258 unsigned char m;
259 unsigned char n;
260 unsigned char p;
261 u32 f;
262 s32 curr;
263 s32 delta = 100000;
264
265 *mm = *nn = *pp = 0;
266 for (n = 2; n < 15; n++) {
267 for (m = 2; m; m++) {
268 f = PM2_REFERENCE_CLOCK * m / n;
269 if (f >= 150000 && f <= 300000) {
270 for (p = 0; p < 5; p++, f >>= 1) {
271 curr = (clk > f) ? clk - f : f - clk;
272 if (curr < delta) {
273 delta = curr;
274 *mm = m;
275 *nn = n;
276 *pp = p;
277 }
278 }
279 }
280 }
281 }
282}
283
284static void pm2v_mnp(u32 clk, unsigned char *mm, unsigned char *nn,
285 unsigned char *pp)
286{
287 unsigned char m;
288 unsigned char n;
289 unsigned char p;
290 u32 f;
291 s32 delta = 1000;
292
293 *mm = *nn = *pp = 0;
294 for (m = 1; m < 128; m++) {
295 for (n = 2 * m + 1; n; n++) {
296 for (p = 0; p < 2; p++) {
297 f = (PM2_REFERENCE_CLOCK >> (p + 1)) * n / m;
298 if (clk > f - delta && clk < f + delta) {
299 delta = (clk > f) ? clk - f : f - clk;
300 *mm = m;
301 *nn = n;
302 *pp = p;
303 }
304 }
305 }
306 }
307}
308
309static void clear_palette(struct pm2fb_par *p)
310{
311 int i = 256;
312
313 WAIT_FIFO(p, 1);
314 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, 0);
315 wmb();
316 while (i--) {
317 WAIT_FIFO(p, 3);
318 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
319 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
320 pm2_WR(p, PM2R_RD_PALETTE_DATA, 0);
321 }
322}
323
324static void reset_card(struct pm2fb_par *p)
325{
326 if (p->type == PM2_TYPE_PERMEDIA2V)
327 pm2_WR(p, PM2VR_RD_INDEX_HIGH, 0);
328 pm2_WR(p, PM2R_RESET_STATUS, 0);
329 mb();
330 while (pm2_RD(p, PM2R_RESET_STATUS) & PM2F_BEING_RESET)
331 cpu_relax();
332 mb();
333#ifdef CONFIG_FB_PM2_FIFO_DISCONNECT
334 DPRINTK("FIFO disconnect enabled\n");
335 pm2_WR(p, PM2R_FIFO_DISCON, 1);
336 mb();
337#endif
338
339
340 WAIT_FIFO(p, 3);
341 pm2_WR(p, PM2R_MEM_CONTROL, p->mem_control);
342 pm2_WR(p, PM2R_BOOT_ADDRESS, p->boot_address);
343 wmb();
344 pm2_WR(p, PM2R_MEM_CONFIG, p->mem_config);
345}
346
347static void reset_config(struct pm2fb_par *p)
348{
349 WAIT_FIFO(p, 53);
350 pm2_WR(p, PM2R_CHIP_CONFIG, pm2_RD(p, PM2R_CHIP_CONFIG) &
351 ~(PM2F_VGA_ENABLE | PM2F_VGA_FIXED));
352 pm2_WR(p, PM2R_BYPASS_WRITE_MASK, ~(0L));
353 pm2_WR(p, PM2R_FRAMEBUFFER_WRITE_MASK, ~(0L));
354 pm2_WR(p, PM2R_FIFO_CONTROL, 0);
355 pm2_WR(p, PM2R_APERTURE_ONE, 0);
356 pm2_WR(p, PM2R_APERTURE_TWO, 0);
357 pm2_WR(p, PM2R_RASTERIZER_MODE, 0);
358 pm2_WR(p, PM2R_DELTA_MODE, PM2F_DELTA_ORDER_RGB);
359 pm2_WR(p, PM2R_LB_READ_FORMAT, 0);
360 pm2_WR(p, PM2R_LB_WRITE_FORMAT, 0);
361 pm2_WR(p, PM2R_LB_READ_MODE, 0);
362 pm2_WR(p, PM2R_LB_SOURCE_OFFSET, 0);
363 pm2_WR(p, PM2R_FB_SOURCE_OFFSET, 0);
364 pm2_WR(p, PM2R_FB_PIXEL_OFFSET, 0);
365 pm2_WR(p, PM2R_FB_WINDOW_BASE, 0);
366 pm2_WR(p, PM2R_LB_WINDOW_BASE, 0);
367 pm2_WR(p, PM2R_FB_SOFT_WRITE_MASK, ~(0L));
368 pm2_WR(p, PM2R_FB_HARD_WRITE_MASK, ~(0L));
369 pm2_WR(p, PM2R_FB_READ_PIXEL, 0);
370 pm2_WR(p, PM2R_DITHER_MODE, 0);
371 pm2_WR(p, PM2R_AREA_STIPPLE_MODE, 0);
372 pm2_WR(p, PM2R_DEPTH_MODE, 0);
373 pm2_WR(p, PM2R_STENCIL_MODE, 0);
374 pm2_WR(p, PM2R_TEXTURE_ADDRESS_MODE, 0);
375 pm2_WR(p, PM2R_TEXTURE_READ_MODE, 0);
376 pm2_WR(p, PM2R_TEXEL_LUT_MODE, 0);
377 pm2_WR(p, PM2R_YUV_MODE, 0);
378 pm2_WR(p, PM2R_COLOR_DDA_MODE, 0);
379 pm2_WR(p, PM2R_TEXTURE_COLOR_MODE, 0);
380 pm2_WR(p, PM2R_FOG_MODE, 0);
381 pm2_WR(p, PM2R_ALPHA_BLEND_MODE, 0);
382 pm2_WR(p, PM2R_LOGICAL_OP_MODE, 0);
383 pm2_WR(p, PM2R_STATISTICS_MODE, 0);
384 pm2_WR(p, PM2R_SCISSOR_MODE, 0);
385 pm2_WR(p, PM2R_FILTER_MODE, PM2F_SYNCHRONIZATION);
386 pm2_WR(p, PM2R_RD_PIXEL_MASK, 0xff);
387 switch (p->type) {
388 case PM2_TYPE_PERMEDIA2:
389 pm2_RDAC_WR(p, PM2I_RD_MODE_CONTROL, 0);
390 pm2_RDAC_WR(p, PM2I_RD_CURSOR_CONTROL, 0);
391 pm2_RDAC_WR(p, PM2I_RD_MISC_CONTROL, PM2F_RD_PALETTE_WIDTH_8);
392 pm2_RDAC_WR(p, PM2I_RD_COLOR_KEY_CONTROL, 0);
393 pm2_RDAC_WR(p, PM2I_RD_OVERLAY_KEY, 0);
394 pm2_RDAC_WR(p, PM2I_RD_RED_KEY, 0);
395 pm2_RDAC_WR(p, PM2I_RD_GREEN_KEY, 0);
396 pm2_RDAC_WR(p, PM2I_RD_BLUE_KEY, 0);
397 break;
398 case PM2_TYPE_PERMEDIA2V:
399 pm2v_RDAC_WR(p, PM2VI_RD_MISC_CONTROL, 1);
400 break;
401 }
402}
403
404static void set_aperture(struct pm2fb_par *p, u32 depth)
405{
406
407
408
409
410
411 WAIT_FIFO(p, 2);
412#ifdef __LITTLE_ENDIAN
413 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_STANDARD);
414#else
415 switch (depth) {
416 case 24:
417
418
419
420
421
422 case 8:
423 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_STANDARD);
424 break;
425 case 16:
426 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_HALFWORDSWAP);
427 break;
428 case 32:
429 pm2_WR(p, PM2R_APERTURE_ONE, PM2F_APERTURE_BYTESWAP);
430 break;
431 }
432#endif
433
434
435 pm2_WR(p, PM2R_APERTURE_TWO, PM2F_APERTURE_STANDARD);
436}
437
438static void set_color(struct pm2fb_par *p, unsigned char regno,
439 unsigned char r, unsigned char g, unsigned char b)
440{
441 WAIT_FIFO(p, 4);
442 pm2_WR(p, PM2R_RD_PALETTE_WRITE_ADDRESS, regno);
443 wmb();
444 pm2_WR(p, PM2R_RD_PALETTE_DATA, r);
445 wmb();
446 pm2_WR(p, PM2R_RD_PALETTE_DATA, g);
447 wmb();
448 pm2_WR(p, PM2R_RD_PALETTE_DATA, b);
449}
450
451static void set_memclock(struct pm2fb_par *par, u32 clk)
452{
453 int i;
454 unsigned char m, n, p;
455
456 switch (par->type) {
457 case PM2_TYPE_PERMEDIA2V:
458 pm2v_mnp(clk/2, &m, &n, &p);
459 WAIT_FIFO(par, 12);
460 pm2_WR(par, PM2VR_RD_INDEX_HIGH, PM2VI_RD_MCLK_CONTROL >> 8);
461 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_CONTROL, 0);
462 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_PRESCALE, m);
463 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_FEEDBACK, n);
464 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_POSTSCALE, p);
465 pm2v_RDAC_WR(par, PM2VI_RD_MCLK_CONTROL, 1);
466 rmb();
467 for (i = 256; i; i--)
468 if (pm2v_RDAC_RD(par, PM2VI_RD_MCLK_CONTROL) & 2)
469 break;
470 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
471 break;
472 case PM2_TYPE_PERMEDIA2:
473 pm2_mnp(clk, &m, &n, &p);
474 WAIT_FIFO(par, 10);
475 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_3, 6);
476 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_1, m);
477 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_2, n);
478 pm2_RDAC_WR(par, PM2I_RD_MEMORY_CLOCK_3, 8|p);
479 pm2_RDAC_RD(par, PM2I_RD_MEMORY_CLOCK_STATUS);
480 rmb();
481 for (i = 256; i; i--)
482 if (pm2_RD(par, PM2R_RD_INDEXED_DATA) & PM2F_PLL_LOCKED)
483 break;
484 break;
485 }
486}
487
488static void set_pixclock(struct pm2fb_par *par, u32 clk)
489{
490 int i;
491 unsigned char m, n, p;
492
493 switch (par->type) {
494 case PM2_TYPE_PERMEDIA2:
495 pm2_mnp(clk, &m, &n, &p);
496 WAIT_FIFO(par, 10);
497 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A3, 0);
498 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A1, m);
499 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A2, n);
500 pm2_RDAC_WR(par, PM2I_RD_PIXEL_CLOCK_A3, 8|p);
501 pm2_RDAC_RD(par, PM2I_RD_PIXEL_CLOCK_STATUS);
502 rmb();
503 for (i = 256; i; i--)
504 if (pm2_RD(par, PM2R_RD_INDEXED_DATA) & PM2F_PLL_LOCKED)
505 break;
506 break;
507 case PM2_TYPE_PERMEDIA2V:
508 pm2v_mnp(clk/2, &m, &n, &p);
509 WAIT_FIFO(par, 8);
510 pm2_WR(par, PM2VR_RD_INDEX_HIGH, PM2VI_RD_CLK0_PRESCALE >> 8);
511 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_PRESCALE, m);
512 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_FEEDBACK, n);
513 pm2v_RDAC_WR(par, PM2VI_RD_CLK0_POSTSCALE, p);
514 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
515 break;
516 }
517}
518
519static void set_video(struct pm2fb_par *p, u32 video)
520{
521 u32 tmp;
522 u32 vsync = video;
523
524 DPRINTK("video = 0x%x\n", video);
525
526
527
528
529
530
531
532 vsync &= ~(PM2F_HSYNC_MASK | PM2F_VSYNC_MASK);
533 vsync |= PM2F_HSYNC_ACT_HIGH | PM2F_VSYNC_ACT_HIGH;
534
535 WAIT_FIFO(p, 3);
536 pm2_WR(p, PM2R_VIDEO_CONTROL, vsync);
537
538 switch (p->type) {
539 case PM2_TYPE_PERMEDIA2:
540 tmp = PM2F_RD_PALETTE_WIDTH_8;
541 if ((video & PM2F_HSYNC_MASK) == PM2F_HSYNC_ACT_LOW)
542 tmp |= 4;
543 if ((video & PM2F_VSYNC_MASK) == PM2F_VSYNC_ACT_LOW)
544 tmp |= 8;
545 pm2_RDAC_WR(p, PM2I_RD_MISC_CONTROL, tmp);
546 break;
547 case PM2_TYPE_PERMEDIA2V:
548 tmp = 0;
549 if ((video & PM2F_HSYNC_MASK) == PM2F_HSYNC_ACT_LOW)
550 tmp |= 1;
551 if ((video & PM2F_VSYNC_MASK) == PM2F_VSYNC_ACT_LOW)
552 tmp |= 4;
553 pm2v_RDAC_WR(p, PM2VI_RD_SYNC_CONTROL, tmp);
554 break;
555 }
556}
557
558
559
560
561
562
563
564
565
566
567
568static int pm2fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
569{
570 u32 lpitch;
571
572 if (var->bits_per_pixel != 8 && var->bits_per_pixel != 16 &&
573 var->bits_per_pixel != 24 && var->bits_per_pixel != 32) {
574 DPRINTK("depth not supported: %u\n", var->bits_per_pixel);
575 return -EINVAL;
576 }
577
578 if (var->xres != var->xres_virtual) {
579 DPRINTK("virtual x resolution != "
580 "physical x resolution not supported\n");
581 return -EINVAL;
582 }
583
584 if (var->yres > var->yres_virtual) {
585 DPRINTK("virtual y resolution < "
586 "physical y resolution not possible\n");
587 return -EINVAL;
588 }
589
590
591 if (var->yres_virtual > 2047) {
592 var->yres_virtual = 2047;
593 }
594
595 if (var->xoffset) {
596 DPRINTK("xoffset not supported\n");
597 return -EINVAL;
598 }
599
600 if ((var->vmode & FB_VMODE_MASK) == FB_VMODE_INTERLACED) {
601 DPRINTK("interlace not supported\n");
602 return -EINVAL;
603 }
604
605 var->xres = (var->xres + 15) & ~15;
606 lpitch = var->xres * ((var->bits_per_pixel + 7) >> 3);
607
608 if (var->xres < 320 || var->xres > 1600) {
609 DPRINTK("width not supported: %u\n", var->xres);
610 return -EINVAL;
611 }
612
613 if (var->yres < 200 || var->yres > 1200) {
614 DPRINTK("height not supported: %u\n", var->yres);
615 return -EINVAL;
616 }
617
618 if (lpitch * var->yres_virtual > info->fix.smem_len) {
619 DPRINTK("no memory for screen (%ux%ux%u)\n",
620 var->xres, var->yres_virtual, var->bits_per_pixel);
621 return -EINVAL;
622 }
623
624 if (PICOS2KHZ(var->pixclock) > PM2_MAX_PIXCLOCK) {
625 DPRINTK("pixclock too high (%ldKHz)\n",
626 PICOS2KHZ(var->pixclock));
627 return -EINVAL;
628 }
629
630 var->transp.offset = 0;
631 var->transp.length = 0;
632 switch (var->bits_per_pixel) {
633 case 8:
634 var->red.length = 8;
635 var->green.length = 8;
636 var->blue.length = 8;
637 break;
638 case 16:
639 var->red.offset = 11;
640 var->red.length = 5;
641 var->green.offset = 5;
642 var->green.length = 6;
643 var->blue.offset = 0;
644 var->blue.length = 5;
645 break;
646 case 32:
647 var->transp.offset = 24;
648 var->transp.length = 8;
649 var->red.offset = 16;
650 var->green.offset = 8;
651 var->blue.offset = 0;
652 var->red.length = 8;
653 var->green.length = 8;
654 var->blue.length = 8;
655 break;
656 case 24:
657#ifdef __BIG_ENDIAN
658 var->red.offset = 0;
659 var->blue.offset = 16;
660#else
661 var->red.offset = 16;
662 var->blue.offset = 0;
663#endif
664 var->green.offset = 8;
665 var->red.length = 8;
666 var->green.length = 8;
667 var->blue.length = 8;
668 break;
669 }
670 var->height = -1;
671 var->width = -1;
672
673 var->accel_flags = 0;
674
675 DPRINTK("Checking graphics mode at %dx%d depth %d\n",
676 var->xres, var->yres, var->bits_per_pixel);
677 return 0;
678}
679
680
681
682
683
684
685
686
687static int pm2fb_set_par(struct fb_info *info)
688{
689 struct pm2fb_par *par = info->par;
690 u32 pixclock;
691 u32 width = (info->var.xres_virtual + 7) & ~7;
692 u32 height = info->var.yres_virtual;
693 u32 depth = (info->var.bits_per_pixel + 7) & ~7;
694 u32 hsstart, hsend, hbend, htotal;
695 u32 vsstart, vsend, vbend, vtotal;
696 u32 stride;
697 u32 base;
698 u32 video = 0;
699 u32 clrmode = PM2F_RD_COLOR_MODE_RGB | PM2F_RD_GUI_ACTIVE;
700 u32 txtmap = 0;
701 u32 pixsize = 0;
702 u32 clrformat = 0;
703 u32 misc = 1;
704 u32 xres = (info->var.xres + 31) & ~31;
705 int data64;
706
707 reset_card(par);
708 reset_config(par);
709 clear_palette(par);
710 if (par->memclock)
711 set_memclock(par, par->memclock);
712
713 depth = (depth > 32) ? 32 : depth;
714 data64 = depth > 8 || par->type == PM2_TYPE_PERMEDIA2V;
715
716 pixclock = PICOS2KHZ(info->var.pixclock);
717 if (pixclock > PM2_MAX_PIXCLOCK) {
718 DPRINTK("pixclock too high (%uKHz)\n", pixclock);
719 return -EINVAL;
720 }
721
722 hsstart = to3264(info->var.right_margin, depth, data64);
723 hsend = hsstart + to3264(info->var.hsync_len, depth, data64);
724 hbend = hsend + to3264(info->var.left_margin, depth, data64);
725 htotal = to3264(xres, depth, data64) + hbend - 1;
726 vsstart = (info->var.lower_margin)
727 ? info->var.lower_margin - 1
728 : 0;
729 vsend = info->var.lower_margin + info->var.vsync_len - 1;
730 vbend = info->var.lower_margin + info->var.vsync_len +
731 info->var.upper_margin;
732 vtotal = info->var.yres + vbend - 1;
733 stride = to3264(width, depth, 1);
734 base = to3264(info->var.yoffset * xres + info->var.xoffset, depth, 1);
735 if (data64)
736 video |= PM2F_DATA_64_ENABLE;
737
738 if (info->var.sync & FB_SYNC_HOR_HIGH_ACT) {
739 if (lowhsync) {
740 DPRINTK("ignoring +hsync, using -hsync.\n");
741 video |= PM2F_HSYNC_ACT_LOW;
742 } else
743 video |= PM2F_HSYNC_ACT_HIGH;
744 } else
745 video |= PM2F_HSYNC_ACT_LOW;
746
747 if (info->var.sync & FB_SYNC_VERT_HIGH_ACT) {
748 if (lowvsync) {
749 DPRINTK("ignoring +vsync, using -vsync.\n");
750 video |= PM2F_VSYNC_ACT_LOW;
751 } else
752 video |= PM2F_VSYNC_ACT_HIGH;
753 } else
754 video |= PM2F_VSYNC_ACT_LOW;
755
756 if ((info->var.vmode & FB_VMODE_MASK) == FB_VMODE_INTERLACED) {
757 DPRINTK("interlaced not supported\n");
758 return -EINVAL;
759 }
760 if ((info->var.vmode & FB_VMODE_MASK) == FB_VMODE_DOUBLE)
761 video |= PM2F_LINE_DOUBLE;
762 if ((info->var.activate & FB_ACTIVATE_MASK) == FB_ACTIVATE_NOW)
763 video |= PM2F_VIDEO_ENABLE;
764 par->video = video;
765
766 info->fix.visual =
767 (depth == 8) ? FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_TRUECOLOR;
768 info->fix.line_length = info->var.xres * depth / 8;
769 info->cmap.len = 256;
770
771
772
773
774 if (par->type == PM2_TYPE_PERMEDIA2V) {
775 WAIT_FIFO(par, 1);
776 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
777 }
778
779 set_aperture(par, depth);
780
781 mb();
782 WAIT_FIFO(par, 19);
783 switch (depth) {
784 case 8:
785 pm2_WR(par, PM2R_FB_READ_PIXEL, 0);
786 clrformat = 0x2e;
787 break;
788 case 16:
789 pm2_WR(par, PM2R_FB_READ_PIXEL, 1);
790 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGB565;
791 txtmap = PM2F_TEXTEL_SIZE_16;
792 pixsize = 1;
793 clrformat = 0x70;
794 misc |= 8;
795 break;
796 case 32:
797 pm2_WR(par, PM2R_FB_READ_PIXEL, 2);
798 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGBA8888;
799 txtmap = PM2F_TEXTEL_SIZE_32;
800 pixsize = 2;
801 clrformat = 0x20;
802 misc |= 8;
803 break;
804 case 24:
805 pm2_WR(par, PM2R_FB_READ_PIXEL, 4);
806 clrmode |= PM2F_RD_TRUECOLOR | PM2F_RD_PIXELFORMAT_RGB888;
807 txtmap = PM2F_TEXTEL_SIZE_24;
808 pixsize = 4;
809 clrformat = 0x20;
810 misc |= 8;
811 break;
812 }
813 pm2_WR(par, PM2R_FB_WRITE_MODE, PM2F_FB_WRITE_ENABLE);
814 pm2_WR(par, PM2R_FB_READ_MODE, partprod(xres));
815 pm2_WR(par, PM2R_LB_READ_MODE, partprod(xres));
816 pm2_WR(par, PM2R_TEXTURE_MAP_FORMAT, txtmap | partprod(xres));
817 pm2_WR(par, PM2R_H_TOTAL, htotal);
818 pm2_WR(par, PM2R_HS_START, hsstart);
819 pm2_WR(par, PM2R_HS_END, hsend);
820 pm2_WR(par, PM2R_HG_END, hbend);
821 pm2_WR(par, PM2R_HB_END, hbend);
822 pm2_WR(par, PM2R_V_TOTAL, vtotal);
823 pm2_WR(par, PM2R_VS_START, vsstart);
824 pm2_WR(par, PM2R_VS_END, vsend);
825 pm2_WR(par, PM2R_VB_END, vbend);
826 pm2_WR(par, PM2R_SCREEN_STRIDE, stride);
827 wmb();
828 pm2_WR(par, PM2R_WINDOW_ORIGIN, 0);
829 pm2_WR(par, PM2R_SCREEN_SIZE, (height << 16) | width);
830 pm2_WR(par, PM2R_SCISSOR_MODE, PM2F_SCREEN_SCISSOR_ENABLE);
831 wmb();
832 pm2_WR(par, PM2R_SCREEN_BASE, base);
833 wmb();
834 set_video(par, video);
835 WAIT_FIFO(par, 10);
836 switch (par->type) {
837 case PM2_TYPE_PERMEDIA2:
838 pm2_RDAC_WR(par, PM2I_RD_COLOR_MODE, clrmode);
839 pm2_RDAC_WR(par, PM2I_RD_COLOR_KEY_CONTROL,
840 (depth == 8) ? 0 : PM2F_COLOR_KEY_TEST_OFF);
841 break;
842 case PM2_TYPE_PERMEDIA2V:
843 pm2v_RDAC_WR(par, PM2VI_RD_DAC_CONTROL, 0);
844 pm2v_RDAC_WR(par, PM2VI_RD_PIXEL_SIZE, pixsize);
845 pm2v_RDAC_WR(par, PM2VI_RD_COLOR_FORMAT, clrformat);
846 pm2v_RDAC_WR(par, PM2VI_RD_MISC_CONTROL, misc);
847 pm2v_RDAC_WR(par, PM2VI_RD_OVERLAY_KEY, 0);
848 break;
849 }
850 set_pixclock(par, pixclock);
851 DPRINTK("Setting graphics mode at %dx%d depth %d\n",
852 info->var.xres, info->var.yres, info->var.bits_per_pixel);
853 return 0;
854}
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871static int pm2fb_setcolreg(unsigned regno, unsigned red, unsigned green,
872 unsigned blue, unsigned transp,
873 struct fb_info *info)
874{
875 struct pm2fb_par *par = info->par;
876
877 if (regno >= info->cmap.len)
878 return -EINVAL;
879
880
881
882
883
884
885 if (info->var.grayscale)
886 red = green = blue = (red * 77 + green * 151 + blue * 28) >> 8;
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911#define CNVT_TOHW(val, width) ((((val) << (width)) + 0x7FFF -(val)) >> 16)
912 switch (info->fix.visual) {
913 case FB_VISUAL_TRUECOLOR:
914 case FB_VISUAL_PSEUDOCOLOR:
915 red = CNVT_TOHW(red, info->var.red.length);
916 green = CNVT_TOHW(green, info->var.green.length);
917 blue = CNVT_TOHW(blue, info->var.blue.length);
918 transp = CNVT_TOHW(transp, info->var.transp.length);
919 break;
920 case FB_VISUAL_DIRECTCOLOR:
921
922
923 red = CNVT_TOHW(red, 8);
924 green = CNVT_TOHW(green, 8);
925 blue = CNVT_TOHW(blue, 8);
926
927 transp = CNVT_TOHW(transp, 8);
928 break;
929 }
930#undef CNVT_TOHW
931
932 if (info->fix.visual == FB_VISUAL_TRUECOLOR) {
933 u32 v;
934
935 if (regno >= 16)
936 return -EINVAL;
937
938 v = (red << info->var.red.offset) |
939 (green << info->var.green.offset) |
940 (blue << info->var.blue.offset) |
941 (transp << info->var.transp.offset);
942
943 switch (info->var.bits_per_pixel) {
944 case 8:
945 break;
946 case 16:
947 case 24:
948 case 32:
949 par->palette[regno] = v;
950 break;
951 }
952 return 0;
953 } else if (info->fix.visual == FB_VISUAL_PSEUDOCOLOR)
954 set_color(par, regno, red, green, blue);
955
956 return 0;
957}
958
959
960
961
962
963
964
965
966
967
968
969
970
971static int pm2fb_pan_display(struct fb_var_screeninfo *var,
972 struct fb_info *info)
973{
974 struct pm2fb_par *p = info->par;
975 u32 base;
976 u32 depth = (info->var.bits_per_pixel + 7) & ~7;
977 u32 xres = (info->var.xres + 31) & ~31;
978
979 depth = (depth > 32) ? 32 : depth;
980 base = to3264(var->yoffset * xres + var->xoffset, depth, 1);
981 WAIT_FIFO(p, 1);
982 pm2_WR(p, PM2R_SCREEN_BASE, base);
983 return 0;
984}
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002static int pm2fb_blank(int blank_mode, struct fb_info *info)
1003{
1004 struct pm2fb_par *par = info->par;
1005 u32 video = par->video;
1006
1007 DPRINTK("blank_mode %d\n", blank_mode);
1008
1009 switch (blank_mode) {
1010 case FB_BLANK_UNBLANK:
1011
1012 video |= PM2F_VIDEO_ENABLE;
1013 break;
1014 case FB_BLANK_NORMAL:
1015
1016 video &= ~PM2F_VIDEO_ENABLE;
1017 break;
1018 case FB_BLANK_VSYNC_SUSPEND:
1019
1020 video &= ~(PM2F_VSYNC_MASK | PM2F_BLANK_LOW);
1021 break;
1022 case FB_BLANK_HSYNC_SUSPEND:
1023
1024 video &= ~(PM2F_HSYNC_MASK | PM2F_BLANK_LOW);
1025 break;
1026 case FB_BLANK_POWERDOWN:
1027
1028 video &= ~(PM2F_VSYNC_MASK | PM2F_HSYNC_MASK | PM2F_BLANK_LOW);
1029 break;
1030 }
1031 set_video(par, video);
1032 return 0;
1033}
1034
1035static int pm2fb_sync(struct fb_info *info)
1036{
1037 struct pm2fb_par *par = info->par;
1038
1039 WAIT_FIFO(par, 1);
1040 pm2_WR(par, PM2R_SYNC, 0);
1041 mb();
1042 do {
1043 while (pm2_RD(par, PM2R_OUT_FIFO_WORDS) == 0)
1044 cpu_relax();
1045 } while (pm2_RD(par, PM2R_OUT_FIFO) != PM2TAG(PM2R_SYNC));
1046
1047 return 0;
1048}
1049
1050static void pm2fb_fillrect(struct fb_info *info,
1051 const struct fb_fillrect *region)
1052{
1053 struct pm2fb_par *par = info->par;
1054 struct fb_fillrect modded;
1055 int vxres, vyres;
1056 u32 color = (info->fix.visual == FB_VISUAL_TRUECOLOR) ?
1057 ((u32 *)info->pseudo_palette)[region->color] : region->color;
1058
1059 if (info->state != FBINFO_STATE_RUNNING)
1060 return;
1061 if ((info->flags & FBINFO_HWACCEL_DISABLED) ||
1062 region->rop != ROP_COPY ) {
1063 cfb_fillrect(info, region);
1064 return;
1065 }
1066
1067 vxres = info->var.xres_virtual;
1068 vyres = info->var.yres_virtual;
1069
1070 memcpy(&modded, region, sizeof(struct fb_fillrect));
1071
1072 if (!modded.width || !modded.height ||
1073 modded.dx >= vxres || modded.dy >= vyres)
1074 return;
1075
1076 if (modded.dx + modded.width > vxres)
1077 modded.width = vxres - modded.dx;
1078 if (modded.dy + modded.height > vyres)
1079 modded.height = vyres - modded.dy;
1080
1081 if (info->var.bits_per_pixel == 8)
1082 color |= color << 8;
1083 if (info->var.bits_per_pixel <= 16)
1084 color |= color << 16;
1085
1086 WAIT_FIFO(par, 3);
1087 pm2_WR(par, PM2R_CONFIG, PM2F_CONFIG_FB_WRITE_ENABLE);
1088 pm2_WR(par, PM2R_RECTANGLE_ORIGIN, (modded.dy << 16) | modded.dx);
1089 pm2_WR(par, PM2R_RECTANGLE_SIZE, (modded.height << 16) | modded.width);
1090 if (info->var.bits_per_pixel != 24) {
1091 WAIT_FIFO(par, 2);
1092 pm2_WR(par, PM2R_FB_BLOCK_COLOR, color);
1093 wmb();
1094 pm2_WR(par, PM2R_RENDER,
1095 PM2F_RENDER_RECTANGLE | PM2F_RENDER_FASTFILL);
1096 } else {
1097 WAIT_FIFO(par, 4);
1098 pm2_WR(par, PM2R_COLOR_DDA_MODE, 1);
1099 pm2_WR(par, PM2R_CONSTANT_COLOR, color);
1100 wmb();
1101 pm2_WR(par, PM2R_RENDER,
1102 PM2F_RENDER_RECTANGLE |
1103 PM2F_INCREASE_X | PM2F_INCREASE_Y );
1104 pm2_WR(par, PM2R_COLOR_DDA_MODE, 0);
1105 }
1106}
1107
1108static void pm2fb_copyarea(struct fb_info *info,
1109 const struct fb_copyarea *area)
1110{
1111 struct pm2fb_par *par = info->par;
1112 struct fb_copyarea modded;
1113 u32 vxres, vyres;
1114
1115 if (info->state != FBINFO_STATE_RUNNING)
1116 return;
1117 if (info->flags & FBINFO_HWACCEL_DISABLED) {
1118 cfb_copyarea(info, area);
1119 return;
1120 }
1121
1122 memcpy(&modded, area, sizeof(struct fb_copyarea));
1123
1124 vxres = info->var.xres_virtual;
1125 vyres = info->var.yres_virtual;
1126
1127 if (!modded.width || !modded.height ||
1128 modded.sx >= vxres || modded.sy >= vyres ||
1129 modded.dx >= vxres || modded.dy >= vyres)
1130 return;
1131
1132 if (modded.sx + modded.width > vxres)
1133 modded.width = vxres - modded.sx;
1134 if (modded.dx + modded.width > vxres)
1135 modded.width = vxres - modded.dx;
1136 if (modded.sy + modded.height > vyres)
1137 modded.height = vyres - modded.sy;
1138 if (modded.dy + modded.height > vyres)
1139 modded.height = vyres - modded.dy;
1140
1141 WAIT_FIFO(par, 5);
1142 pm2_WR(par, PM2R_CONFIG, PM2F_CONFIG_FB_WRITE_ENABLE |
1143 PM2F_CONFIG_FB_READ_SOURCE_ENABLE);
1144 pm2_WR(par, PM2R_FB_SOURCE_DELTA,
1145 ((modded.sy - modded.dy) & 0xfff) << 16 |
1146 ((modded.sx - modded.dx) & 0xfff));
1147 pm2_WR(par, PM2R_RECTANGLE_ORIGIN, (modded.dy << 16) | modded.dx);
1148 pm2_WR(par, PM2R_RECTANGLE_SIZE, (modded.height << 16) | modded.width);
1149 wmb();
1150 pm2_WR(par, PM2R_RENDER, PM2F_RENDER_RECTANGLE |
1151 (modded.dx < modded.sx ? PM2F_INCREASE_X : 0) |
1152 (modded.dy < modded.sy ? PM2F_INCREASE_Y : 0));
1153}
1154
1155static void pm2fb_imageblit(struct fb_info *info, const struct fb_image *image)
1156{
1157 struct pm2fb_par *par = info->par;
1158 u32 height = image->height;
1159 u32 fgx, bgx;
1160 const u32 *src = (const u32 *)image->data;
1161 u32 xres = (info->var.xres + 31) & ~31;
1162 int raster_mode = 1;
1163
1164#ifdef __LITTLE_ENDIAN
1165 raster_mode |= 3 << 7;
1166#endif
1167
1168 if (info->state != FBINFO_STATE_RUNNING)
1169 return;
1170 if (info->flags & FBINFO_HWACCEL_DISABLED || image->depth != 1) {
1171 cfb_imageblit(info, image);
1172 return;
1173 }
1174 switch (info->fix.visual) {
1175 case FB_VISUAL_PSEUDOCOLOR:
1176 fgx = image->fg_color;
1177 bgx = image->bg_color;
1178 break;
1179 case FB_VISUAL_TRUECOLOR:
1180 default:
1181 fgx = par->palette[image->fg_color];
1182 bgx = par->palette[image->bg_color];
1183 break;
1184 }
1185 if (info->var.bits_per_pixel == 8) {
1186 fgx |= fgx << 8;
1187 bgx |= bgx << 8;
1188 }
1189 if (info->var.bits_per_pixel <= 16) {
1190 fgx |= fgx << 16;
1191 bgx |= bgx << 16;
1192 }
1193
1194 WAIT_FIFO(par, 13);
1195 pm2_WR(par, PM2R_FB_READ_MODE, partprod(xres));
1196 pm2_WR(par, PM2R_SCISSOR_MIN_XY,
1197 ((image->dy & 0xfff) << 16) | (image->dx & 0x0fff));
1198 pm2_WR(par, PM2R_SCISSOR_MAX_XY,
1199 (((image->dy + image->height) & 0x0fff) << 16) |
1200 ((image->dx + image->width) & 0x0fff));
1201 pm2_WR(par, PM2R_SCISSOR_MODE, 1);
1202
1203 pm2_WR(par, PM2R_LOGICAL_OP_MODE, (0x3 << 1) | 1);
1204 pm2_WR(par, PM2R_RECTANGLE_ORIGIN,
1205 ((image->dy & 0xfff) << 16) | (image->dx & 0x0fff));
1206 pm2_WR(par, PM2R_RECTANGLE_SIZE,
1207 ((image->height & 0x0fff) << 16) |
1208 ((image->width) & 0x0fff));
1209 if (info->var.bits_per_pixel == 24) {
1210 pm2_WR(par, PM2R_COLOR_DDA_MODE, 1);
1211
1212 pm2_WR(par, PM2R_CONSTANT_COLOR, bgx);
1213 pm2_WR(par, PM2R_RENDER,
1214 PM2F_RENDER_RECTANGLE |
1215 PM2F_INCREASE_X | PM2F_INCREASE_Y);
1216
1217 pm2_WR(par, PM2R_RASTERIZER_MODE, raster_mode | (1 << 9));
1218 pm2_WR(par, PM2R_CONSTANT_COLOR, fgx);
1219 pm2_WR(par, PM2R_RENDER,
1220 PM2F_RENDER_RECTANGLE |
1221 PM2F_INCREASE_X | PM2F_INCREASE_Y |
1222 PM2F_RENDER_SYNC_ON_BIT_MASK);
1223 } else {
1224 pm2_WR(par, PM2R_COLOR_DDA_MODE, 0);
1225
1226 pm2_WR(par, PM2R_FB_BLOCK_COLOR, bgx);
1227 pm2_WR(par, PM2R_RENDER,
1228 PM2F_RENDER_RECTANGLE |
1229 PM2F_RENDER_FASTFILL |
1230 PM2F_INCREASE_X | PM2F_INCREASE_Y);
1231 pm2_WR(par, PM2R_RASTERIZER_MODE, raster_mode);
1232 pm2_WR(par, PM2R_FB_BLOCK_COLOR, fgx);
1233 pm2_WR(par, PM2R_RENDER,
1234 PM2F_RENDER_RECTANGLE |
1235 PM2F_INCREASE_X | PM2F_INCREASE_Y |
1236 PM2F_RENDER_FASTFILL |
1237 PM2F_RENDER_SYNC_ON_BIT_MASK);
1238 }
1239
1240 while (height--) {
1241 int width = ((image->width + 7) >> 3)
1242 + info->pixmap.scan_align - 1;
1243 width >>= 2;
1244 WAIT_FIFO(par, width);
1245 while (width--) {
1246 pm2_WR(par, PM2R_BIT_MASK_PATTERN, *src);
1247 src++;
1248 }
1249 }
1250 WAIT_FIFO(par, 3);
1251 pm2_WR(par, PM2R_RASTERIZER_MODE, 0);
1252 pm2_WR(par, PM2R_COLOR_DDA_MODE, 0);
1253 pm2_WR(par, PM2R_SCISSOR_MODE, 0);
1254}
1255
1256
1257
1258
1259static const u8 cursor_bits_lookup[16] = {
1260 0x00, 0x40, 0x10, 0x50, 0x04, 0x44, 0x14, 0x54,
1261 0x01, 0x41, 0x11, 0x51, 0x05, 0x45, 0x15, 0x55
1262};
1263
1264static int pm2vfb_cursor(struct fb_info *info, struct fb_cursor *cursor)
1265{
1266 struct pm2fb_par *par = info->par;
1267 u8 mode = PM2F_CURSORMODE_TYPE_X;
1268 int x = cursor->image.dx - info->var.xoffset;
1269 int y = cursor->image.dy - info->var.yoffset;
1270
1271 if (cursor->enable)
1272 mode |= PM2F_CURSORMODE_CURSOR_ENABLE;
1273
1274 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_MODE, mode);
1275
1276 if (!cursor->enable)
1277 x = 2047;
1278 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_X_LOW, x & 0xff);
1279 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_X_HIGH, (x >> 8) & 0xf);
1280 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_Y_LOW, y & 0xff);
1281 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_Y_HIGH, (y >> 8) & 0xf);
1282
1283
1284
1285
1286
1287
1288 if (!cursor->set)
1289 return 0;
1290
1291 if (cursor->set & FB_CUR_SETHOT) {
1292 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_X_HOT,
1293 cursor->hot.x & 0x3f);
1294 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_Y_HOT,
1295 cursor->hot.y & 0x3f);
1296 }
1297
1298 if (cursor->set & FB_CUR_SETCMAP) {
1299 u32 fg_idx = cursor->image.fg_color;
1300 u32 bg_idx = cursor->image.bg_color;
1301 struct fb_cmap cmap = info->cmap;
1302
1303
1304 pm2_WR(par, PM2VR_RD_INDEX_HIGH, PM2VI_RD_CURSOR_PALETTE >> 8);
1305 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 0,
1306 cmap.red[bg_idx] >> 8 );
1307 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 1,
1308 cmap.green[bg_idx] >> 8 );
1309 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 2,
1310 cmap.blue[bg_idx] >> 8 );
1311
1312 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 3,
1313 cmap.red[fg_idx] >> 8 );
1314 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 4,
1315 cmap.green[fg_idx] >> 8 );
1316 pm2v_RDAC_WR(par, PM2VI_RD_CURSOR_PALETTE + 5,
1317 cmap.blue[fg_idx] >> 8 );
1318 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
1319 }
1320
1321 if (cursor->set & (FB_CUR_SETSHAPE | FB_CUR_SETIMAGE)) {
1322 u8 *bitmap = (u8 *)cursor->image.data;
1323 u8 *mask = (u8 *)cursor->mask;
1324 int i;
1325 int pos = PM2VI_RD_CURSOR_PATTERN;
1326
1327 for (i = 0; i < cursor->image.height; i++) {
1328 int j = (cursor->image.width + 7) >> 3;
1329 int k = 8 - j;
1330
1331 pm2_WR(par, PM2VR_RD_INDEX_HIGH, pos >> 8);
1332
1333 for (; j > 0; j--) {
1334 u8 data = *bitmap ^ *mask;
1335
1336 if (cursor->rop == ROP_COPY)
1337 data = *mask & *bitmap;
1338
1339 pm2v_RDAC_WR(par, pos++,
1340 cursor_bits_lookup[data >> 4] |
1341 (cursor_bits_lookup[*mask >> 4] << 1));
1342
1343 pm2v_RDAC_WR(par, pos++,
1344 cursor_bits_lookup[data & 0xf] |
1345 (cursor_bits_lookup[*mask & 0xf] << 1));
1346 bitmap++;
1347 mask++;
1348 }
1349 for (; k > 0; k--) {
1350 pm2v_RDAC_WR(par, pos++, 0);
1351 pm2v_RDAC_WR(par, pos++, 0);
1352 }
1353 }
1354
1355 while (pos < (1024 + PM2VI_RD_CURSOR_PATTERN)) {
1356 pm2_WR(par, PM2VR_RD_INDEX_HIGH, pos >> 8);
1357 pm2v_RDAC_WR(par, pos++, 0);
1358 }
1359
1360 pm2_WR(par, PM2VR_RD_INDEX_HIGH, 0);
1361 }
1362 return 0;
1363}
1364
1365static int pm2fb_cursor(struct fb_info *info, struct fb_cursor *cursor)
1366{
1367 struct pm2fb_par *par = info->par;
1368 u8 mode;
1369
1370 if (!hwcursor)
1371 return -EINVAL;
1372
1373
1374 if (cursor->image.width > 64 ||
1375 cursor->image.height > 64 ||
1376 cursor->image.depth > 1)
1377 return -EINVAL;
1378
1379 if (par->type == PM2_TYPE_PERMEDIA2V)
1380 return pm2vfb_cursor(info, cursor);
1381
1382 mode = 0x40;
1383 if (cursor->enable)
1384 mode = 0x43;
1385
1386 pm2_RDAC_WR(par, PM2I_RD_CURSOR_CONTROL, mode);
1387
1388
1389
1390
1391
1392
1393 if (!cursor->set)
1394 return 0;
1395
1396 if (cursor->set & FB_CUR_SETPOS) {
1397 int x = cursor->image.dx - info->var.xoffset + 63;
1398 int y = cursor->image.dy - info->var.yoffset + 63;
1399
1400 WAIT_FIFO(par, 4);
1401 pm2_WR(par, PM2R_RD_CURSOR_X_LSB, x & 0xff);
1402 pm2_WR(par, PM2R_RD_CURSOR_X_MSB, (x >> 8) & 0x7);
1403 pm2_WR(par, PM2R_RD_CURSOR_Y_LSB, y & 0xff);
1404 pm2_WR(par, PM2R_RD_CURSOR_Y_MSB, (y >> 8) & 0x7);
1405 }
1406
1407 if (cursor->set & FB_CUR_SETCMAP) {
1408 u32 fg_idx = cursor->image.fg_color;
1409 u32 bg_idx = cursor->image.bg_color;
1410
1411 WAIT_FIFO(par, 7);
1412 pm2_WR(par, PM2R_RD_CURSOR_COLOR_ADDRESS, 1);
1413 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1414 info->cmap.red[bg_idx] >> 8);
1415 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1416 info->cmap.green[bg_idx] >> 8);
1417 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1418 info->cmap.blue[bg_idx] >> 8);
1419
1420 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1421 info->cmap.red[fg_idx] >> 8);
1422 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1423 info->cmap.green[fg_idx] >> 8);
1424 pm2_WR(par, PM2R_RD_CURSOR_COLOR_DATA,
1425 info->cmap.blue[fg_idx] >> 8);
1426 }
1427
1428 if (cursor->set & (FB_CUR_SETSHAPE | FB_CUR_SETIMAGE)) {
1429 u8 *bitmap = (u8 *)cursor->image.data;
1430 u8 *mask = (u8 *)cursor->mask;
1431 int i;
1432
1433 WAIT_FIFO(par, 1);
1434 pm2_WR(par, PM2R_RD_PALETTE_WRITE_ADDRESS, 0);
1435
1436 for (i = 0; i < cursor->image.height; i++) {
1437 int j = (cursor->image.width + 7) >> 3;
1438 int k = 8 - j;
1439
1440 WAIT_FIFO(par, 8);
1441 for (; j > 0; j--) {
1442 u8 data = *bitmap ^ *mask;
1443
1444 if (cursor->rop == ROP_COPY)
1445 data = *mask & *bitmap;
1446
1447 pm2_WR(par, PM2R_RD_CURSOR_DATA, data);
1448 bitmap++;
1449 mask++;
1450 }
1451 for (; k > 0; k--)
1452 pm2_WR(par, PM2R_RD_CURSOR_DATA, 0);
1453 }
1454 for (; i < 64; i++) {
1455 int j = 8;
1456 WAIT_FIFO(par, 8);
1457 while (j-- > 0)
1458 pm2_WR(par, PM2R_RD_CURSOR_DATA, 0);
1459 }
1460
1461 mask = (u8 *)cursor->mask;
1462 for (i = 0; i < cursor->image.height; i++) {
1463 int j = (cursor->image.width + 7) >> 3;
1464 int k = 8 - j;
1465
1466 WAIT_FIFO(par, 8);
1467 for (; j > 0; j--) {
1468
1469 pm2_WR(par, PM2R_RD_CURSOR_DATA, *mask);
1470 mask++;
1471 }
1472 for (; k > 0; k--)
1473 pm2_WR(par, PM2R_RD_CURSOR_DATA, 0);
1474 }
1475 for (; i < 64; i++) {
1476 int j = 8;
1477 WAIT_FIFO(par, 8);
1478 while (j-- > 0)
1479 pm2_WR(par, PM2R_RD_CURSOR_DATA, 0);
1480 }
1481 }
1482 return 0;
1483}
1484
1485
1486
1487
1488
1489
1490
1491static struct fb_ops pm2fb_ops = {
1492 .owner = THIS_MODULE,
1493 .fb_check_var = pm2fb_check_var,
1494 .fb_set_par = pm2fb_set_par,
1495 .fb_setcolreg = pm2fb_setcolreg,
1496 .fb_blank = pm2fb_blank,
1497 .fb_pan_display = pm2fb_pan_display,
1498 .fb_fillrect = pm2fb_fillrect,
1499 .fb_copyarea = pm2fb_copyarea,
1500 .fb_imageblit = pm2fb_imageblit,
1501 .fb_sync = pm2fb_sync,
1502 .fb_cursor = pm2fb_cursor,
1503};
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518static int pm2fb_probe(struct pci_dev *pdev, const struct pci_device_id *id)
1519{
1520 struct pm2fb_par *default_par;
1521 struct fb_info *info;
1522 int err;
1523 int retval = -ENXIO;
1524
1525 err = pci_enable_device(pdev);
1526 if (err) {
1527 printk(KERN_WARNING "pm2fb: Can't enable pdev: %d\n", err);
1528 return err;
1529 }
1530
1531 info = framebuffer_alloc(sizeof(struct pm2fb_par), &pdev->dev);
1532 if (!info)
1533 return -ENOMEM;
1534 default_par = info->par;
1535
1536 switch (pdev->device) {
1537 case PCI_DEVICE_ID_TI_TVP4020:
1538 strcpy(pm2fb_fix.id, "TVP4020");
1539 default_par->type = PM2_TYPE_PERMEDIA2;
1540 break;
1541 case PCI_DEVICE_ID_3DLABS_PERMEDIA2:
1542 strcpy(pm2fb_fix.id, "Permedia2");
1543 default_par->type = PM2_TYPE_PERMEDIA2;
1544 break;
1545 case PCI_DEVICE_ID_3DLABS_PERMEDIA2V:
1546 strcpy(pm2fb_fix.id, "Permedia2v");
1547 default_par->type = PM2_TYPE_PERMEDIA2V;
1548 break;
1549 }
1550
1551 pm2fb_fix.mmio_start = pci_resource_start(pdev, 0);
1552 pm2fb_fix.mmio_len = PM2_REGS_SIZE;
1553
1554#if defined(__BIG_ENDIAN)
1555
1556
1557
1558
1559 pm2fb_fix.mmio_start += PM2_REGS_SIZE;
1560 DPRINTK("Adjusting register base for big-endian.\n");
1561#endif
1562 DPRINTK("Register base at 0x%lx\n", pm2fb_fix.mmio_start);
1563
1564
1565 if (!request_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len,
1566 "pm2fb regbase")) {
1567 printk(KERN_WARNING "pm2fb: Can't reserve regbase.\n");
1568 goto err_exit_neither;
1569 }
1570 default_par->v_regs =
1571 ioremap_nocache(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1572 if (!default_par->v_regs) {
1573 printk(KERN_WARNING "pm2fb: Can't remap %s register area.\n",
1574 pm2fb_fix.id);
1575 release_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1576 goto err_exit_neither;
1577 }
1578
1579
1580 default_par->mem_control = pm2_RD(default_par, PM2R_MEM_CONTROL);
1581 default_par->boot_address = pm2_RD(default_par, PM2R_BOOT_ADDRESS);
1582 default_par->mem_config = pm2_RD(default_par, PM2R_MEM_CONFIG);
1583 DPRINTK("MemControl 0x%x BootAddress 0x%x MemConfig 0x%x\n",
1584 default_par->mem_control, default_par->boot_address,
1585 default_par->mem_config);
1586
1587 if (default_par->mem_control == 0 &&
1588 default_par->boot_address == 0x31 &&
1589 default_par->mem_config == 0x259fffff) {
1590 default_par->memclock = CVPPC_MEMCLOCK;
1591 default_par->mem_control = 0;
1592 default_par->boot_address = 0x20;
1593 default_par->mem_config = 0xe6002021;
1594 if (pdev->subsystem_vendor == 0x1048 &&
1595 pdev->subsystem_device == 0x0a31) {
1596 DPRINTK("subsystem_vendor: %04x, "
1597 "subsystem_device: %04x\n",
1598 pdev->subsystem_vendor, pdev->subsystem_device);
1599 DPRINTK("We have not been initialized by VGA BIOS and "
1600 "are running on an Elsa Winner 2000 Office\n");
1601 DPRINTK("Initializing card timings manually...\n");
1602 default_par->memclock = 100000;
1603 }
1604 if (pdev->subsystem_vendor == 0x3d3d &&
1605 pdev->subsystem_device == 0x0100) {
1606 DPRINTK("subsystem_vendor: %04x, "
1607 "subsystem_device: %04x\n",
1608 pdev->subsystem_vendor, pdev->subsystem_device);
1609 DPRINTK("We have not been initialized by VGA BIOS and "
1610 "are running on an 3dlabs reference board\n");
1611 DPRINTK("Initializing card timings manually...\n");
1612 default_par->memclock = 74894;
1613 }
1614 }
1615
1616
1617 switch (default_par->mem_config & PM2F_MEM_CONFIG_RAM_MASK) {
1618 case PM2F_MEM_BANKS_1:
1619 pm2fb_fix.smem_len = 0x200000;
1620 break;
1621 case PM2F_MEM_BANKS_2:
1622 pm2fb_fix.smem_len = 0x400000;
1623 break;
1624 case PM2F_MEM_BANKS_3:
1625 pm2fb_fix.smem_len = 0x600000;
1626 break;
1627 case PM2F_MEM_BANKS_4:
1628 pm2fb_fix.smem_len = 0x800000;
1629 break;
1630 }
1631 pm2fb_fix.smem_start = pci_resource_start(pdev, 1);
1632
1633
1634 if (!request_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len,
1635 "pm2fb smem")) {
1636 printk(KERN_WARNING "pm2fb: Can't reserve smem.\n");
1637 goto err_exit_mmio;
1638 }
1639 info->screen_base =
1640 ioremap_nocache(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1641 if (!info->screen_base) {
1642 printk(KERN_WARNING "pm2fb: Can't ioremap smem area.\n");
1643 release_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1644 goto err_exit_mmio;
1645 }
1646
1647#ifdef CONFIG_MTRR
1648 default_par->mtrr_handle = -1;
1649 if (!nomtrr)
1650 default_par->mtrr_handle =
1651 mtrr_add(pm2fb_fix.smem_start,
1652 pm2fb_fix.smem_len,
1653 MTRR_TYPE_WRCOMB, 1);
1654#endif
1655
1656 info->fbops = &pm2fb_ops;
1657 info->fix = pm2fb_fix;
1658 info->pseudo_palette = default_par->palette;
1659 info->flags = FBINFO_DEFAULT |
1660 FBINFO_HWACCEL_YPAN |
1661 FBINFO_HWACCEL_COPYAREA |
1662 FBINFO_HWACCEL_IMAGEBLIT |
1663 FBINFO_HWACCEL_FILLRECT;
1664
1665 info->pixmap.addr = kmalloc(PM2_PIXMAP_SIZE, GFP_KERNEL);
1666 if (!info->pixmap.addr) {
1667 retval = -ENOMEM;
1668 goto err_exit_pixmap;
1669 }
1670 info->pixmap.size = PM2_PIXMAP_SIZE;
1671 info->pixmap.buf_align = 4;
1672 info->pixmap.scan_align = 4;
1673 info->pixmap.access_align = 32;
1674 info->pixmap.flags = FB_PIXMAP_SYSTEM;
1675
1676 if (noaccel) {
1677 printk(KERN_DEBUG "disabling acceleration\n");
1678 info->flags |= FBINFO_HWACCEL_DISABLED;
1679 info->pixmap.scan_align = 1;
1680 }
1681
1682 if (!mode_option)
1683 mode_option = "640x480@60";
1684
1685 err = fb_find_mode(&info->var, info, mode_option, NULL, 0, NULL, 8);
1686 if (!err || err == 4)
1687 info->var = pm2fb_var;
1688
1689 retval = fb_alloc_cmap(&info->cmap, 256, 0);
1690 if (retval < 0)
1691 goto err_exit_both;
1692
1693 retval = register_framebuffer(info);
1694 if (retval < 0)
1695 goto err_exit_all;
1696
1697 printk(KERN_INFO "fb%d: %s frame buffer device, memory = %dK.\n",
1698 info->node, info->fix.id, pm2fb_fix.smem_len / 1024);
1699
1700
1701
1702
1703 pci_set_drvdata(pdev, info);
1704
1705 return 0;
1706
1707 err_exit_all:
1708 fb_dealloc_cmap(&info->cmap);
1709 err_exit_both:
1710 kfree(info->pixmap.addr);
1711 err_exit_pixmap:
1712 iounmap(info->screen_base);
1713 release_mem_region(pm2fb_fix.smem_start, pm2fb_fix.smem_len);
1714 err_exit_mmio:
1715 iounmap(default_par->v_regs);
1716 release_mem_region(pm2fb_fix.mmio_start, pm2fb_fix.mmio_len);
1717 err_exit_neither:
1718 framebuffer_release(info);
1719 return retval;
1720}
1721
1722
1723
1724
1725
1726
1727
1728
1729static void pm2fb_remove(struct pci_dev *pdev)
1730{
1731 struct fb_info *info = pci_get_drvdata(pdev);
1732 struct fb_fix_screeninfo *fix = &info->fix;
1733 struct pm2fb_par *par = info->par;
1734
1735 unregister_framebuffer(info);
1736
1737#ifdef CONFIG_MTRR
1738 if (par->mtrr_handle >= 0)
1739 mtrr_del(par->mtrr_handle, info->fix.smem_start,
1740 info->fix.smem_len);
1741#endif
1742 iounmap(info->screen_base);
1743 release_mem_region(fix->smem_start, fix->smem_len);
1744 iounmap(par->v_regs);
1745 release_mem_region(fix->mmio_start, fix->mmio_len);
1746
1747 pci_set_drvdata(pdev, NULL);
1748 fb_dealloc_cmap(&info->cmap);
1749 kfree(info->pixmap.addr);
1750 framebuffer_release(info);
1751}
1752
1753static struct pci_device_id pm2fb_id_table[] = {
1754 { PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_TVP4020,
1755 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
1756 { PCI_VENDOR_ID_3DLABS, PCI_DEVICE_ID_3DLABS_PERMEDIA2,
1757 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
1758 { PCI_VENDOR_ID_3DLABS, PCI_DEVICE_ID_3DLABS_PERMEDIA2V,
1759 PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
1760 { 0, }
1761};
1762
1763static struct pci_driver pm2fb_driver = {
1764 .name = "pm2fb",
1765 .id_table = pm2fb_id_table,
1766 .probe = pm2fb_probe,
1767 .remove = pm2fb_remove,
1768};
1769
1770MODULE_DEVICE_TABLE(pci, pm2fb_id_table);
1771
1772
1773#ifndef MODULE
1774
1775
1776
1777
1778
1779static int __init pm2fb_setup(char *options)
1780{
1781 char *this_opt;
1782
1783 if (!options || !*options)
1784 return 0;
1785
1786 while ((this_opt = strsep(&options, ",")) != NULL) {
1787 if (!*this_opt)
1788 continue;
1789 if (!strcmp(this_opt, "lowhsync"))
1790 lowhsync = 1;
1791 else if (!strcmp(this_opt, "lowvsync"))
1792 lowvsync = 1;
1793 else if (!strncmp(this_opt, "hwcursor=", 9))
1794 hwcursor = simple_strtoul(this_opt + 9, NULL, 0);
1795#ifdef CONFIG_MTRR
1796 else if (!strncmp(this_opt, "nomtrr", 6))
1797 nomtrr = 1;
1798#endif
1799 else if (!strncmp(this_opt, "noaccel", 7))
1800 noaccel = 1;
1801 else
1802 mode_option = this_opt;
1803 }
1804 return 0;
1805}
1806#endif
1807
1808
1809static int __init pm2fb_init(void)
1810{
1811#ifndef MODULE
1812 char *option = NULL;
1813
1814 if (fb_get_options("pm2fb", &option))
1815 return -ENODEV;
1816 pm2fb_setup(option);
1817#endif
1818
1819 return pci_register_driver(&pm2fb_driver);
1820}
1821
1822module_init(pm2fb_init);
1823
1824#ifdef MODULE
1825
1826
1827
1828
1829static void __exit pm2fb_exit(void)
1830{
1831 pci_unregister_driver(&pm2fb_driver);
1832}
1833#endif
1834
1835#ifdef MODULE
1836module_exit(pm2fb_exit);
1837
1838module_param(mode_option, charp, 0);
1839MODULE_PARM_DESC(mode_option, "Initial video mode e.g. '648x480-8@60'");
1840module_param_named(mode, mode_option, charp, 0);
1841MODULE_PARM_DESC(mode, "Initial video mode e.g. '648x480-8@60' (deprecated)");
1842module_param(lowhsync, bool, 0);
1843MODULE_PARM_DESC(lowhsync, "Force horizontal sync low regardless of mode");
1844module_param(lowvsync, bool, 0);
1845MODULE_PARM_DESC(lowvsync, "Force vertical sync low regardless of mode");
1846module_param(noaccel, bool, 0);
1847MODULE_PARM_DESC(noaccel, "Disable acceleration");
1848module_param(hwcursor, int, 0644);
1849MODULE_PARM_DESC(hwcursor, "Enable hardware cursor "
1850 "(1=enable, 0=disable, default=1)");
1851#ifdef CONFIG_MTRR
1852module_param(nomtrr, bool, 0);
1853MODULE_PARM_DESC(nomtrr, "Disable MTRR support (0 or 1=disabled) (default=0)");
1854#endif
1855
1856MODULE_AUTHOR("Jim Hague <jim.hague@acm.org>");
1857MODULE_DESCRIPTION("Permedia2 framebuffer device driver");
1858MODULE_LICENSE("GPL");
1859#endif
1860
