1
2
3
4
5
6
7
8
9
10#include <linux/ioport.h>
11#include <linux/export.h>
12#include <linux/clkdev.h>
13#include <linux/of_address.h>
14#include <asm/delay.h>
15
16#include <lantiq_soc.h>
17
18#include "../clk.h"
19
20
21#define SYS1_INFRAC 0x00bc
22
23#define STATUS_CONFIG 0x0040
24
25
26#define GPPC_OFFSET 24
27#define GPEFREQ_MASK 0x00000C0
28#define GPEFREQ_OFFSET 10
29
30#define SYSCTL_CLKS 0x0000
31
32#define SYSCTL_CLKEN 0x0004
33
34#define SYSCTL_CLKCLR 0x0008
35
36#define SYSCTL_ACTS 0x0020
37
38#define SYSCTL_ACT 0x0024
39
40#define SYSCTL_DEACT 0x0028
41
42#define SYSCTL_RBT 0x002c
43
44#define SYS1_CPU0CC 0x0040
45
46#define SYS1_HRSTOUTC 0x00c0
47
48#define CPU0CC_CPUDIV 0x0001
49
50
51#define ACTS_ASC0_ACT 0x00001000
52#define ACTS_ASC1_ACT 0x00000800
53#define ACTS_I2C_ACT 0x00004000
54#define ACTS_P0 0x00010000
55#define ACTS_P1 0x00010000
56#define ACTS_P2 0x00020000
57#define ACTS_P3 0x00020000
58#define ACTS_P4 0x00040000
59#define ACTS_PADCTRL0 0x00100000
60#define ACTS_PADCTRL1 0x00100000
61#define ACTS_PADCTRL2 0x00200000
62#define ACTS_PADCTRL3 0x00200000
63#define ACTS_PADCTRL4 0x00400000
64
65#define sysctl_w32(m, x, y) ltq_w32((x), sysctl_membase[m] + (y))
66#define sysctl_r32(m, x) ltq_r32(sysctl_membase[m] + (x))
67#define sysctl_w32_mask(m, clear, set, reg) \
68 sysctl_w32(m, (sysctl_r32(m, reg) & ~(clear)) | (set), reg)
69
70#define status_w32(x, y) ltq_w32((x), status_membase + (y))
71#define status_r32(x) ltq_r32(status_membase + (x))
72
73static void __iomem *sysctl_membase[3], *status_membase;
74void __iomem *ltq_sys1_membase, *ltq_ebu_membase;
75
76void falcon_trigger_hrst(int level)
77{
78 sysctl_w32(SYSCTL_SYS1, level & 1, SYS1_HRSTOUTC);
79}
80
81static inline void sysctl_wait(struct clk *clk,
82 unsigned int test, unsigned int reg)
83{
84 int err = 1000000;
85
86 do {} while (--err && ((sysctl_r32(clk->module, reg)
87 & clk->bits) != test));
88 if (!err)
89 pr_err("module de/activation failed %d %08X %08X %08X\n",
90 clk->module, clk->bits, test,
91 sysctl_r32(clk->module, reg) & clk->bits);
92}
93
94static int sysctl_activate(struct clk *clk)
95{
96 sysctl_w32(clk->module, clk->bits, SYSCTL_CLKEN);
97 sysctl_w32(clk->module, clk->bits, SYSCTL_ACT);
98 sysctl_wait(clk, clk->bits, SYSCTL_ACTS);
99 return 0;
100}
101
102static void sysctl_deactivate(struct clk *clk)
103{
104 sysctl_w32(clk->module, clk->bits, SYSCTL_CLKCLR);
105 sysctl_w32(clk->module, clk->bits, SYSCTL_DEACT);
106 sysctl_wait(clk, 0, SYSCTL_ACTS);
107}
108
109static int sysctl_clken(struct clk *clk)
110{
111 sysctl_w32(clk->module, clk->bits, SYSCTL_CLKEN);
112 sysctl_w32(clk->module, clk->bits, SYSCTL_ACT);
113 sysctl_wait(clk, clk->bits, SYSCTL_CLKS);
114 return 0;
115}
116
117static void sysctl_clkdis(struct clk *clk)
118{
119 sysctl_w32(clk->module, clk->bits, SYSCTL_CLKCLR);
120 sysctl_wait(clk, 0, SYSCTL_CLKS);
121}
122
123static void sysctl_reboot(struct clk *clk)
124{
125 unsigned int act;
126 unsigned int bits;
127
128 act = sysctl_r32(clk->module, SYSCTL_ACT);
129 bits = ~act & clk->bits;
130 if (bits != 0) {
131 sysctl_w32(clk->module, bits, SYSCTL_CLKEN);
132 sysctl_w32(clk->module, bits, SYSCTL_ACT);
133 sysctl_wait(clk, bits, SYSCTL_ACTS);
134 }
135 sysctl_w32(clk->module, act & clk->bits, SYSCTL_RBT);
136 sysctl_wait(clk, clk->bits, SYSCTL_ACTS);
137}
138
139
140static void falcon_gpe_enable(void)
141{
142 unsigned int freq;
143 unsigned int status;
144
145
146 status = sysctl_r32(SYSCTL_SYS1, SYS1_INFRAC);
147 if (status & (1 << (GPPC_OFFSET + 1)))
148 return;
149
150 if (status_r32(STATUS_CONFIG) == 0)
151 freq = 1;
152 else
153 freq = (status_r32(STATUS_CONFIG) &
154 GPEFREQ_MASK) >>
155 GPEFREQ_OFFSET;
156
157
158 sysctl_w32_mask(SYSCTL_SYS1, 7 << (GPPC_OFFSET + 1),
159 freq << (GPPC_OFFSET + 2) , SYS1_INFRAC);
160 udelay(1);
161
162
163 sysctl_w32_mask(SYSCTL_SYS1, 0, 1 << (GPPC_OFFSET + 1), SYS1_INFRAC);
164 udelay(1);
165}
166
167static inline void clkdev_add_sys(const char *dev, unsigned int module,
168 unsigned int bits)
169{
170 struct clk *clk = kzalloc(sizeof(struct clk), GFP_KERNEL);
171
172 clk->cl.dev_id = dev;
173 clk->cl.con_id = NULL;
174 clk->cl.clk = clk;
175 clk->module = module;
176 clk->bits = bits;
177 clk->activate = sysctl_activate;
178 clk->deactivate = sysctl_deactivate;
179 clk->enable = sysctl_clken;
180 clk->disable = sysctl_clkdis;
181 clk->reboot = sysctl_reboot;
182 clkdev_add(&clk->cl);
183}
184
185void __init ltq_soc_init(void)
186{
187 struct device_node *np_status =
188 of_find_compatible_node(NULL, NULL, "lantiq,status-falcon");
189 struct device_node *np_ebu =
190 of_find_compatible_node(NULL, NULL, "lantiq,ebu-falcon");
191 struct device_node *np_sys1 =
192 of_find_compatible_node(NULL, NULL, "lantiq,sys1-falcon");
193 struct device_node *np_syseth =
194 of_find_compatible_node(NULL, NULL, "lantiq,syseth-falcon");
195 struct device_node *np_sysgpe =
196 of_find_compatible_node(NULL, NULL, "lantiq,sysgpe-falcon");
197 struct resource res_status, res_ebu, res_sys[3];
198 int i;
199
200
201 if (!np_status || !np_ebu || !np_sys1 || !np_syseth || !np_sysgpe)
202 panic("Failed to load core nodes from devicetree");
203
204 if (of_address_to_resource(np_status, 0, &res_status) ||
205 of_address_to_resource(np_ebu, 0, &res_ebu) ||
206 of_address_to_resource(np_sys1, 0, &res_sys[0]) ||
207 of_address_to_resource(np_syseth, 0, &res_sys[1]) ||
208 of_address_to_resource(np_sysgpe, 0, &res_sys[2]))
209 panic("Failed to get core resources");
210
211 if ((request_mem_region(res_status.start, resource_size(&res_status),
212 res_status.name) < 0) ||
213 (request_mem_region(res_ebu.start, resource_size(&res_ebu),
214 res_ebu.name) < 0) ||
215 (request_mem_region(res_sys[0].start,
216 resource_size(&res_sys[0]),
217 res_sys[0].name) < 0) ||
218 (request_mem_region(res_sys[1].start,
219 resource_size(&res_sys[1]),
220 res_sys[1].name) < 0) ||
221 (request_mem_region(res_sys[2].start,
222 resource_size(&res_sys[2]),
223 res_sys[2].name) < 0))
224 pr_err("Failed to request core reources");
225
226 status_membase = ioremap_nocache(res_status.start,
227 resource_size(&res_status));
228 ltq_ebu_membase = ioremap_nocache(res_ebu.start,
229 resource_size(&res_ebu));
230
231 if (!status_membase || !ltq_ebu_membase)
232 panic("Failed to remap core resources");
233
234 for (i = 0; i < 3; i++) {
235 sysctl_membase[i] = ioremap_nocache(res_sys[i].start,
236 resource_size(&res_sys[i]));
237 if (!sysctl_membase[i])
238 panic("Failed to remap sysctrl resources");
239 }
240 ltq_sys1_membase = sysctl_membase[0];
241
242 falcon_gpe_enable();
243
244
245 if (ltq_sys1_r32(SYS1_CPU0CC) & CPU0CC_CPUDIV)
246 clkdev_add_static(CLOCK_200M, CLOCK_100M, CLOCK_200M, 0);
247 else
248 clkdev_add_static(CLOCK_400M, CLOCK_100M, CLOCK_200M, 0);
249
250
251 clkdev_add_sys("1d810000.gpio", SYSCTL_SYSETH, ACTS_P0);
252 clkdev_add_sys("1d810100.gpio", SYSCTL_SYSETH, ACTS_P2);
253 clkdev_add_sys("1e800100.gpio", SYSCTL_SYS1, ACTS_P1);
254 clkdev_add_sys("1e800200.gpio", SYSCTL_SYS1, ACTS_P3);
255 clkdev_add_sys("1e800300.gpio", SYSCTL_SYS1, ACTS_P4);
256 clkdev_add_sys("1db01000.pad", SYSCTL_SYSETH, ACTS_PADCTRL0);
257 clkdev_add_sys("1db02000.pad", SYSCTL_SYSETH, ACTS_PADCTRL2);
258 clkdev_add_sys("1e800400.pad", SYSCTL_SYS1, ACTS_PADCTRL1);
259 clkdev_add_sys("1e800500.pad", SYSCTL_SYS1, ACTS_PADCTRL3);
260 clkdev_add_sys("1e800600.pad", SYSCTL_SYS1, ACTS_PADCTRL4);
261 clkdev_add_sys("1e100b00.serial", SYSCTL_SYS1, ACTS_ASC1_ACT);
262 clkdev_add_sys("1e100c00.serial", SYSCTL_SYS1, ACTS_ASC0_ACT);
263 clkdev_add_sys("1e200000.i2c", SYSCTL_SYS1, ACTS_I2C_ACT);
264}
265
