1#ifndef __SPARC64_MMU_CONTEXT_H
2#define __SPARC64_MMU_CONTEXT_H
3
4
5
6#ifndef __ASSEMBLY__
7
8#include <linux/spinlock.h>
9#include <asm/spitfire.h>
10#include <asm-generic/mm_hooks.h>
11
12static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
13{
14}
15
16extern spinlock_t ctx_alloc_lock;
17extern unsigned long tlb_context_cache;
18extern unsigned long mmu_context_bmap[];
19
20extern void get_new_mmu_context(struct mm_struct *mm);
21#ifdef CONFIG_SMP
22extern void smp_new_mmu_context_version(void);
23#else
24#define smp_new_mmu_context_version() do { } while (0)
25#endif
26
27extern int init_new_context(struct task_struct *tsk, struct mm_struct *mm);
28extern void destroy_context(struct mm_struct *mm);
29
30extern void __tsb_context_switch(unsigned long pgd_pa,
31 struct tsb_config *tsb_base,
32 struct tsb_config *tsb_huge,
33 unsigned long tsb_descr_pa);
34
35static inline void tsb_context_switch(struct mm_struct *mm)
36{
37 __tsb_context_switch(__pa(mm->pgd),
38 &mm->context.tsb_block[0],
39#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
40 (mm->context.tsb_block[1].tsb ?
41 &mm->context.tsb_block[1] :
42 NULL)
43#else
44 NULL
45#endif
46 , __pa(&mm->context.tsb_descr[0]));
47}
48
49extern void tsb_grow(struct mm_struct *mm, unsigned long tsb_index, unsigned long mm_rss);
50#ifdef CONFIG_SMP
51extern void smp_tsb_sync(struct mm_struct *mm);
52#else
53#define smp_tsb_sync(__mm) do { } while (0)
54#endif
55
56
57#define load_secondary_context(__mm) \
58 __asm__ __volatile__( \
59 "\n661: stxa %0, [%1] %2\n" \
60 " .section .sun4v_1insn_patch, \"ax\"\n" \
61 " .word 661b\n" \
62 " stxa %0, [%1] %3\n" \
63 " .previous\n" \
64 " flush %%g6\n" \
65 : \
66 : "r" (CTX_HWBITS((__mm)->context)), \
67 "r" (SECONDARY_CONTEXT), "i" (ASI_DMMU), "i" (ASI_MMU))
68
69extern void __flush_tlb_mm(unsigned long, unsigned long);
70
71
72static inline void switch_mm(struct mm_struct *old_mm, struct mm_struct *mm, struct task_struct *tsk)
73{
74 unsigned long ctx_valid, flags;
75 int cpu;
76
77 if (unlikely(mm == &init_mm))
78 return;
79
80 spin_lock_irqsave(&mm->context.lock, flags);
81 ctx_valid = CTX_VALID(mm->context);
82 if (!ctx_valid)
83 get_new_mmu_context(mm);
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115 load_secondary_context(mm);
116 tsb_context_switch(mm);
117
118
119
120
121
122 cpu = smp_processor_id();
123 if (!ctx_valid || !cpumask_test_cpu(cpu, mm_cpumask(mm))) {
124 cpumask_set_cpu(cpu, mm_cpumask(mm));
125 __flush_tlb_mm(CTX_HWBITS(mm->context),
126 SECONDARY_CONTEXT);
127 }
128 spin_unlock_irqrestore(&mm->context.lock, flags);
129}
130
131#define deactivate_mm(tsk,mm) do { } while (0)
132
133
134static inline void activate_mm(struct mm_struct *active_mm, struct mm_struct *mm)
135{
136 unsigned long flags;
137 int cpu;
138
139 spin_lock_irqsave(&mm->context.lock, flags);
140 if (!CTX_VALID(mm->context))
141 get_new_mmu_context(mm);
142 cpu = smp_processor_id();
143 if (!cpumask_test_cpu(cpu, mm_cpumask(mm)))
144 cpumask_set_cpu(cpu, mm_cpumask(mm));
145
146 load_secondary_context(mm);
147 __flush_tlb_mm(CTX_HWBITS(mm->context), SECONDARY_CONTEXT);
148 tsb_context_switch(mm);
149 spin_unlock_irqrestore(&mm->context.lock, flags);
150}
151
152#endif
153
154#endif
155