1
2
3
4
5
6
7
8#include <linux/export.h>
9#include <linux/kernel.h>
10#include <linux/sched.h>
11#include <linux/smp.h>
12#include <linux/mm.h>
13#include <linux/bitops.h>
14#include <linux/cpu.h>
15#include <linux/io.h>
16
17#include <asm/bcache.h>
18#include <asm/bootinfo.h>
19#include <asm/cacheops.h>
20#include <asm/cpu-features.h>
21#include <asm/cpu-type.h>
22#include <asm/page.h>
23#include <asm/pgtable.h>
24#include <asm/r4kcache.h>
25#include <asm/traps.h>
26#include <asm/mmu_context.h>
27#include <asm/war.h>
28
29#include <asm/octeon/octeon.h>
30
31unsigned long long cache_err_dcache[NR_CPUS];
32EXPORT_SYMBOL_GPL(cache_err_dcache);
33
34
35
36
37
38
39
40static void octeon_flush_data_cache_page(unsigned long addr)
41{
42
43}
44
45static inline void octeon_local_flush_icache(void)
46{
47 asm volatile ("synci 0($0)");
48}
49
50
51
52
53static void local_octeon_flush_icache_range(unsigned long start,
54 unsigned long end)
55{
56 octeon_local_flush_icache();
57}
58
59
60
61
62
63
64
65static void octeon_flush_icache_all_cores(struct vm_area_struct *vma)
66{
67 extern void octeon_send_ipi_single(int cpu, unsigned int action);
68#ifdef CONFIG_SMP
69 int cpu;
70 cpumask_t mask;
71#endif
72
73 mb();
74 octeon_local_flush_icache();
75#ifdef CONFIG_SMP
76 preempt_disable();
77 cpu = smp_processor_id();
78
79
80
81
82
83 if (vma)
84 mask = *mm_cpumask(vma->vm_mm);
85 else
86 mask = *cpu_online_mask;
87 cpumask_clear_cpu(cpu, &mask);
88 for_each_cpu(cpu, &mask)
89 octeon_send_ipi_single(cpu, SMP_ICACHE_FLUSH);
90
91 preempt_enable();
92#endif
93}
94
95
96
97
98
99static void octeon_flush_icache_all(void)
100{
101 octeon_flush_icache_all_cores(NULL);
102}
103
104
105
106
107
108
109
110
111static void octeon_flush_cache_mm(struct mm_struct *mm)
112{
113
114
115
116
117}
118
119
120
121
122
123
124static void octeon_flush_icache_range(unsigned long start, unsigned long end)
125{
126 octeon_flush_icache_all_cores(NULL);
127}
128
129
130
131
132
133
134
135
136static void octeon_flush_cache_sigtramp(unsigned long addr)
137{
138 struct vm_area_struct *vma;
139
140 vma = find_vma(current->mm, addr);
141 octeon_flush_icache_all_cores(vma);
142}
143
144
145
146
147
148
149
150
151
152static void octeon_flush_cache_range(struct vm_area_struct *vma,
153 unsigned long start, unsigned long end)
154{
155 if (vma->vm_flags & VM_EXEC)
156 octeon_flush_icache_all_cores(vma);
157}
158
159
160
161
162
163
164
165
166
167static void octeon_flush_cache_page(struct vm_area_struct *vma,
168 unsigned long page, unsigned long pfn)
169{
170 if (vma->vm_flags & VM_EXEC)
171 octeon_flush_icache_all_cores(vma);
172}
173
174static void octeon_flush_kernel_vmap_range(unsigned long vaddr, int size)
175{
176 BUG();
177}
178
179
180
181
182
183static void probe_octeon(void)
184{
185 unsigned long icache_size;
186 unsigned long dcache_size;
187 unsigned int config1;
188 struct cpuinfo_mips *c = ¤t_cpu_data;
189 int cputype = current_cpu_type();
190
191 config1 = read_c0_config1();
192 switch (cputype) {
193 case CPU_CAVIUM_OCTEON:
194 case CPU_CAVIUM_OCTEON_PLUS:
195 c->icache.linesz = 2 << ((config1 >> 19) & 7);
196 c->icache.sets = 64 << ((config1 >> 22) & 7);
197 c->icache.ways = 1 + ((config1 >> 16) & 7);
198 c->icache.flags |= MIPS_CACHE_VTAG;
199 icache_size =
200 c->icache.sets * c->icache.ways * c->icache.linesz;
201 c->icache.waybit = ffs(icache_size / c->icache.ways) - 1;
202 c->dcache.linesz = 128;
203 if (cputype == CPU_CAVIUM_OCTEON_PLUS)
204 c->dcache.sets = 2;
205 else
206 c->dcache.sets = 1;
207 c->dcache.ways = 64;
208 dcache_size =
209 c->dcache.sets * c->dcache.ways * c->dcache.linesz;
210 c->dcache.waybit = ffs(dcache_size / c->dcache.ways) - 1;
211 c->options |= MIPS_CPU_PREFETCH;
212 break;
213
214 case CPU_CAVIUM_OCTEON2:
215 c->icache.linesz = 2 << ((config1 >> 19) & 7);
216 c->icache.sets = 8;
217 c->icache.ways = 37;
218 c->icache.flags |= MIPS_CACHE_VTAG;
219 icache_size = c->icache.sets * c->icache.ways * c->icache.linesz;
220
221 c->dcache.linesz = 128;
222 c->dcache.ways = 32;
223 c->dcache.sets = 8;
224 dcache_size = c->dcache.sets * c->dcache.ways * c->dcache.linesz;
225 c->options |= MIPS_CPU_PREFETCH;
226 break;
227
228 case CPU_CAVIUM_OCTEON3:
229 c->icache.linesz = 128;
230 c->icache.sets = 16;
231 c->icache.ways = 39;
232 c->icache.flags |= MIPS_CACHE_VTAG;
233 icache_size = c->icache.sets * c->icache.ways * c->icache.linesz;
234
235 c->dcache.linesz = 128;
236 c->dcache.ways = 32;
237 c->dcache.sets = 8;
238 dcache_size = c->dcache.sets * c->dcache.ways * c->dcache.linesz;
239 c->options |= MIPS_CPU_PREFETCH;
240 break;
241
242 default:
243 panic("Unsupported Cavium Networks CPU type");
244 break;
245 }
246
247
248 c->icache.waysize = icache_size / c->icache.ways;
249 c->dcache.waysize = dcache_size / c->dcache.ways;
250
251 c->icache.sets = icache_size / (c->icache.linesz * c->icache.ways);
252 c->dcache.sets = dcache_size / (c->dcache.linesz * c->dcache.ways);
253
254 if (smp_processor_id() == 0) {
255 pr_notice("Primary instruction cache %ldkB, %s, %d way, "
256 "%d sets, linesize %d bytes.\n",
257 icache_size >> 10,
258 cpu_has_vtag_icache ?
259 "virtually tagged" : "physically tagged",
260 c->icache.ways, c->icache.sets, c->icache.linesz);
261
262 pr_notice("Primary data cache %ldkB, %d-way, %d sets, "
263 "linesize %d bytes.\n",
264 dcache_size >> 10, c->dcache.ways,
265 c->dcache.sets, c->dcache.linesz);
266 }
267}
268
269static void octeon_cache_error_setup(void)
270{
271 extern char except_vec2_octeon;
272 set_handler(0x100, &except_vec2_octeon, 0x80);
273}
274
275
276
277
278
279void octeon_cache_init(void)
280{
281 probe_octeon();
282
283 shm_align_mask = PAGE_SIZE - 1;
284
285 flush_cache_all = octeon_flush_icache_all;
286 __flush_cache_all = octeon_flush_icache_all;
287 flush_cache_mm = octeon_flush_cache_mm;
288 flush_cache_page = octeon_flush_cache_page;
289 flush_cache_range = octeon_flush_cache_range;
290 flush_cache_sigtramp = octeon_flush_cache_sigtramp;
291 flush_icache_all = octeon_flush_icache_all;
292 flush_data_cache_page = octeon_flush_data_cache_page;
293 flush_icache_range = octeon_flush_icache_range;
294 local_flush_icache_range = local_octeon_flush_icache_range;
295
296 __flush_kernel_vmap_range = octeon_flush_kernel_vmap_range;
297
298 build_clear_page();
299 build_copy_page();
300
301 board_cache_error_setup = octeon_cache_error_setup;
302}
303
304
305
306
307static RAW_NOTIFIER_HEAD(co_cache_error_chain);
308
309int register_co_cache_error_notifier(struct notifier_block *nb)
310{
311 return raw_notifier_chain_register(&co_cache_error_chain, nb);
312}
313EXPORT_SYMBOL_GPL(register_co_cache_error_notifier);
314
315int unregister_co_cache_error_notifier(struct notifier_block *nb)
316{
317 return raw_notifier_chain_unregister(&co_cache_error_chain, nb);
318}
319EXPORT_SYMBOL_GPL(unregister_co_cache_error_notifier);
320
321static void co_cache_error_call_notifiers(unsigned long val)
322{
323 int rv = raw_notifier_call_chain(&co_cache_error_chain, val, NULL);
324 if ((rv & ~NOTIFY_STOP_MASK) != NOTIFY_OK) {
325 u64 dcache_err;
326 unsigned long coreid = cvmx_get_core_num();
327 u64 icache_err = read_octeon_c0_icacheerr();
328
329 if (val) {
330 dcache_err = cache_err_dcache[coreid];
331 cache_err_dcache[coreid] = 0;
332 } else {
333 dcache_err = read_octeon_c0_dcacheerr();
334 }
335
336 pr_err("Core%lu: Cache error exception:\n", coreid);
337 pr_err("cp0_errorepc == %lx\n", read_c0_errorepc());
338 if (icache_err & 1) {
339 pr_err("CacheErr (Icache) == %llx\n",
340 (unsigned long long)icache_err);
341 write_octeon_c0_icacheerr(0);
342 }
343 if (dcache_err & 1) {
344 pr_err("CacheErr (Dcache) == %llx\n",
345 (unsigned long long)dcache_err);
346 }
347 }
348}
349
350
351
352
353
354asmlinkage void cache_parity_error_octeon_recoverable(void)
355{
356 co_cache_error_call_notifiers(0);
357}
358
359
360
361
362
363asmlinkage void cache_parity_error_octeon_non_recoverable(void)
364{
365 co_cache_error_call_notifiers(1);
366 panic("Can't handle cache error: nested exception");
367}
368