1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29#include <linux/module.h>
30#include <linux/clk.h>
31#include <linux/err.h>
32#include <linux/io.h>
33#include <linux/platform_device.h>
34#include <linux/dma-mapping.h>
35#include <linux/usb/usb_phy_gen_xceiv.h>
36
37#include <mach/da8xx.h>
38#include <linux/platform_data/usb-davinci.h>
39
40#include "musb_core.h"
41
42
43
44
45
46
47#define DA8XX_USB_REVISION_REG 0x00
48#define DA8XX_USB_CTRL_REG 0x04
49#define DA8XX_USB_STAT_REG 0x08
50#define DA8XX_USB_EMULATION_REG 0x0c
51#define DA8XX_USB_MODE_REG 0x10
52#define DA8XX_USB_AUTOREQ_REG 0x14
53#define DA8XX_USB_SRP_FIX_TIME_REG 0x18
54#define DA8XX_USB_TEARDOWN_REG 0x1c
55#define DA8XX_USB_INTR_SRC_REG 0x20
56#define DA8XX_USB_INTR_SRC_SET_REG 0x24
57#define DA8XX_USB_INTR_SRC_CLEAR_REG 0x28
58#define DA8XX_USB_INTR_MASK_REG 0x2c
59#define DA8XX_USB_INTR_MASK_SET_REG 0x30
60#define DA8XX_USB_INTR_MASK_CLEAR_REG 0x34
61#define DA8XX_USB_INTR_SRC_MASKED_REG 0x38
62#define DA8XX_USB_END_OF_INTR_REG 0x3c
63#define DA8XX_USB_GENERIC_RNDIS_EP_SIZE_REG(n) (0x50 + (((n) - 1) << 2))
64
65
66#define DA8XX_SOFT_RESET_MASK 1
67
68#define DA8XX_USB_TX_EP_MASK 0x1f
69#define DA8XX_USB_RX_EP_MASK 0x1e
70
71
72#define DA8XX_INTR_USB_SHIFT 16
73#define DA8XX_INTR_USB_MASK (0x1ff << DA8XX_INTR_USB_SHIFT)
74
75#define DA8XX_INTR_DRVVBUS 0x100
76#define DA8XX_INTR_RX_SHIFT 8
77#define DA8XX_INTR_RX_MASK (DA8XX_USB_RX_EP_MASK << DA8XX_INTR_RX_SHIFT)
78#define DA8XX_INTR_TX_SHIFT 0
79#define DA8XX_INTR_TX_MASK (DA8XX_USB_TX_EP_MASK << DA8XX_INTR_TX_SHIFT)
80
81#define DA8XX_MENTOR_CORE_OFFSET 0x400
82
83#define CFGCHIP2 IO_ADDRESS(DA8XX_SYSCFG0_BASE + DA8XX_CFGCHIP2_REG)
84
85struct da8xx_glue {
86 struct device *dev;
87 struct platform_device *musb;
88 struct clk *clk;
89};
90
91
92
93
94
95
96
97
98static inline void phy_on(void)
99{
100 u32 cfgchip2 = __raw_readl(CFGCHIP2);
101
102
103
104
105 cfgchip2 &= ~(CFGCHIP2_RESET | CFGCHIP2_PHYPWRDN | CFGCHIP2_OTGPWRDN);
106 cfgchip2 |= CFGCHIP2_PHY_PLLON;
107 __raw_writel(cfgchip2, CFGCHIP2);
108
109 pr_info("Waiting for USB PHY clock good...\n");
110 while (!(__raw_readl(CFGCHIP2) & CFGCHIP2_PHYCLKGD))
111 cpu_relax();
112}
113
114static inline void phy_off(void)
115{
116 u32 cfgchip2 = __raw_readl(CFGCHIP2);
117
118
119
120
121
122 if (!(cfgchip2 & CFGCHIP2_USB1PHYCLKMUX) &&
123 (cfgchip2 & CFGCHIP2_USB1SUSPENDM)) {
124 pr_warning("USB 1.1 clocked from USB 2.0 PHY -- "
125 "can't power it down\n");
126 return;
127 }
128
129
130
131
132 cfgchip2 |= CFGCHIP2_PHYPWRDN | CFGCHIP2_OTGPWRDN;
133 __raw_writel(cfgchip2, CFGCHIP2);
134}
135
136
137
138
139
140
141
142
143
144
145
146static void da8xx_musb_enable(struct musb *musb)
147{
148 void __iomem *reg_base = musb->ctrl_base;
149 u32 mask;
150
151
152 mask = ((musb->epmask & DA8XX_USB_TX_EP_MASK) << DA8XX_INTR_TX_SHIFT) |
153 ((musb->epmask & DA8XX_USB_RX_EP_MASK) << DA8XX_INTR_RX_SHIFT) |
154 DA8XX_INTR_USB_MASK;
155 musb_writel(reg_base, DA8XX_USB_INTR_MASK_SET_REG, mask);
156
157
158 musb_writel(reg_base, DA8XX_USB_INTR_SRC_SET_REG,
159 DA8XX_INTR_DRVVBUS << DA8XX_INTR_USB_SHIFT);
160}
161
162
163
164
165static void da8xx_musb_disable(struct musb *musb)
166{
167 void __iomem *reg_base = musb->ctrl_base;
168
169 musb_writel(reg_base, DA8XX_USB_INTR_MASK_CLEAR_REG,
170 DA8XX_INTR_USB_MASK |
171 DA8XX_INTR_TX_MASK | DA8XX_INTR_RX_MASK);
172 musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
173 musb_writel(reg_base, DA8XX_USB_END_OF_INTR_REG, 0);
174}
175
176#define portstate(stmt) stmt
177
178static void da8xx_musb_set_vbus(struct musb *musb, int is_on)
179{
180 WARN_ON(is_on && is_peripheral_active(musb));
181}
182
183#define POLL_SECONDS 2
184
185static struct timer_list otg_workaround;
186
187static void otg_timer(unsigned long _musb)
188{
189 struct musb *musb = (void *)_musb;
190 void __iomem *mregs = musb->mregs;
191 u8 devctl;
192 unsigned long flags;
193
194
195
196
197
198 devctl = musb_readb(mregs, MUSB_DEVCTL);
199 dev_dbg(musb->controller, "Poll devctl %02x (%s)\n", devctl,
200 usb_otg_state_string(musb->xceiv->state));
201
202 spin_lock_irqsave(&musb->lock, flags);
203 switch (musb->xceiv->state) {
204 case OTG_STATE_A_WAIT_BCON:
205 devctl &= ~MUSB_DEVCTL_SESSION;
206 musb_writeb(musb->mregs, MUSB_DEVCTL, devctl);
207
208 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
209 if (devctl & MUSB_DEVCTL_BDEVICE) {
210 musb->xceiv->state = OTG_STATE_B_IDLE;
211 MUSB_DEV_MODE(musb);
212 } else {
213 musb->xceiv->state = OTG_STATE_A_IDLE;
214 MUSB_HST_MODE(musb);
215 }
216 break;
217 case OTG_STATE_A_WAIT_VFALL:
218
219
220
221
222
223
224 if (devctl & MUSB_DEVCTL_VBUS) {
225 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
226 break;
227 }
228 musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
229 musb_writel(musb->ctrl_base, DA8XX_USB_INTR_SRC_SET_REG,
230 MUSB_INTR_VBUSERROR << DA8XX_INTR_USB_SHIFT);
231 break;
232 case OTG_STATE_B_IDLE:
233
234
235
236
237
238
239
240
241
242
243
244
245 musb_writeb(mregs, MUSB_DEVCTL, devctl | MUSB_DEVCTL_SESSION);
246 devctl = musb_readb(mregs, MUSB_DEVCTL);
247 if (devctl & MUSB_DEVCTL_BDEVICE)
248 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
249 else
250 musb->xceiv->state = OTG_STATE_A_IDLE;
251 break;
252 default:
253 break;
254 }
255 spin_unlock_irqrestore(&musb->lock, flags);
256}
257
258static void da8xx_musb_try_idle(struct musb *musb, unsigned long timeout)
259{
260 static unsigned long last_timer;
261
262 if (timeout == 0)
263 timeout = jiffies + msecs_to_jiffies(3);
264
265
266 if (musb->is_active || (musb->a_wait_bcon == 0 &&
267 musb->xceiv->state == OTG_STATE_A_WAIT_BCON)) {
268 dev_dbg(musb->controller, "%s active, deleting timer\n",
269 usb_otg_state_string(musb->xceiv->state));
270 del_timer(&otg_workaround);
271 last_timer = jiffies;
272 return;
273 }
274
275 if (time_after(last_timer, timeout) && timer_pending(&otg_workaround)) {
276 dev_dbg(musb->controller, "Longer idle timer already pending, ignoring...\n");
277 return;
278 }
279 last_timer = timeout;
280
281 dev_dbg(musb->controller, "%s inactive, starting idle timer for %u ms\n",
282 usb_otg_state_string(musb->xceiv->state),
283 jiffies_to_msecs(timeout - jiffies));
284 mod_timer(&otg_workaround, timeout);
285}
286
287static irqreturn_t da8xx_musb_interrupt(int irq, void *hci)
288{
289 struct musb *musb = hci;
290 void __iomem *reg_base = musb->ctrl_base;
291 struct usb_otg *otg = musb->xceiv->otg;
292 unsigned long flags;
293 irqreturn_t ret = IRQ_NONE;
294 u32 status;
295
296 spin_lock_irqsave(&musb->lock, flags);
297
298
299
300
301
302
303
304 status = musb_readl(reg_base, DA8XX_USB_INTR_SRC_MASKED_REG);
305 if (!status)
306 goto eoi;
307
308 musb_writel(reg_base, DA8XX_USB_INTR_SRC_CLEAR_REG, status);
309 dev_dbg(musb->controller, "USB IRQ %08x\n", status);
310
311 musb->int_rx = (status & DA8XX_INTR_RX_MASK) >> DA8XX_INTR_RX_SHIFT;
312 musb->int_tx = (status & DA8XX_INTR_TX_MASK) >> DA8XX_INTR_TX_SHIFT;
313 musb->int_usb = (status & DA8XX_INTR_USB_MASK) >> DA8XX_INTR_USB_SHIFT;
314
315
316
317
318
319
320
321
322
323 if (status & (DA8XX_INTR_DRVVBUS << DA8XX_INTR_USB_SHIFT)) {
324 int drvvbus = musb_readl(reg_base, DA8XX_USB_STAT_REG);
325 void __iomem *mregs = musb->mregs;
326 u8 devctl = musb_readb(mregs, MUSB_DEVCTL);
327 int err;
328
329 err = musb->int_usb & MUSB_INTR_VBUSERROR;
330 if (err) {
331
332
333
334
335
336
337
338
339
340
341
342 musb->int_usb &= ~MUSB_INTR_VBUSERROR;
343 musb->xceiv->state = OTG_STATE_A_WAIT_VFALL;
344 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
345 WARNING("VBUS error workaround (delay coming)\n");
346 } else if (drvvbus) {
347 MUSB_HST_MODE(musb);
348 otg->default_a = 1;
349 musb->xceiv->state = OTG_STATE_A_WAIT_VRISE;
350 portstate(musb->port1_status |= USB_PORT_STAT_POWER);
351 del_timer(&otg_workaround);
352 } else {
353 musb->is_active = 0;
354 MUSB_DEV_MODE(musb);
355 otg->default_a = 0;
356 musb->xceiv->state = OTG_STATE_B_IDLE;
357 portstate(musb->port1_status &= ~USB_PORT_STAT_POWER);
358 }
359
360 dev_dbg(musb->controller, "VBUS %s (%s)%s, devctl %02x\n",
361 drvvbus ? "on" : "off",
362 usb_otg_state_string(musb->xceiv->state),
363 err ? " ERROR" : "",
364 devctl);
365 ret = IRQ_HANDLED;
366 }
367
368 if (musb->int_tx || musb->int_rx || musb->int_usb)
369 ret |= musb_interrupt(musb);
370
371 eoi:
372
373 if (ret == IRQ_HANDLED || status)
374 musb_writel(reg_base, DA8XX_USB_END_OF_INTR_REG, 0);
375
376
377 if (musb->xceiv->state == OTG_STATE_B_IDLE)
378 mod_timer(&otg_workaround, jiffies + POLL_SECONDS * HZ);
379
380 spin_unlock_irqrestore(&musb->lock, flags);
381
382 return ret;
383}
384
385static int da8xx_musb_set_mode(struct musb *musb, u8 musb_mode)
386{
387 u32 cfgchip2 = __raw_readl(CFGCHIP2);
388
389 cfgchip2 &= ~CFGCHIP2_OTGMODE;
390 switch (musb_mode) {
391 case MUSB_HOST:
392 cfgchip2 |= CFGCHIP2_FORCE_HOST;
393 break;
394 case MUSB_PERIPHERAL:
395 cfgchip2 |= CFGCHIP2_FORCE_DEVICE;
396 break;
397 case MUSB_OTG:
398 cfgchip2 |= CFGCHIP2_NO_OVERRIDE;
399 break;
400 default:
401 dev_dbg(musb->controller, "Trying to set unsupported mode %u\n", musb_mode);
402 }
403
404 __raw_writel(cfgchip2, CFGCHIP2);
405 return 0;
406}
407
408static int da8xx_musb_init(struct musb *musb)
409{
410 void __iomem *reg_base = musb->ctrl_base;
411 u32 rev;
412 int ret = -ENODEV;
413
414 musb->mregs += DA8XX_MENTOR_CORE_OFFSET;
415
416
417 rev = musb_readl(reg_base, DA8XX_USB_REVISION_REG);
418 if (!rev)
419 goto fail;
420
421 usb_nop_xceiv_register();
422 musb->xceiv = usb_get_phy(USB_PHY_TYPE_USB2);
423 if (IS_ERR_OR_NULL(musb->xceiv)) {
424 ret = -EPROBE_DEFER;
425 goto fail;
426 }
427
428 setup_timer(&otg_workaround, otg_timer, (unsigned long)musb);
429
430
431 musb_writel(reg_base, DA8XX_USB_CTRL_REG, DA8XX_SOFT_RESET_MASK);
432
433
434 phy_on();
435
436 msleep(5);
437
438
439 pr_debug("DA8xx OTG revision %08x, PHY %03x, control %02x\n",
440 rev, __raw_readl(CFGCHIP2),
441 musb_readb(reg_base, DA8XX_USB_CTRL_REG));
442
443 musb->isr = da8xx_musb_interrupt;
444 return 0;
445fail:
446 return ret;
447}
448
449static int da8xx_musb_exit(struct musb *musb)
450{
451 del_timer_sync(&otg_workaround);
452
453 phy_off();
454
455 usb_put_phy(musb->xceiv);
456 usb_nop_xceiv_unregister();
457
458 return 0;
459}
460
461static const struct musb_platform_ops da8xx_ops = {
462 .init = da8xx_musb_init,
463 .exit = da8xx_musb_exit,
464
465 .enable = da8xx_musb_enable,
466 .disable = da8xx_musb_disable,
467
468 .set_mode = da8xx_musb_set_mode,
469 .try_idle = da8xx_musb_try_idle,
470
471 .set_vbus = da8xx_musb_set_vbus,
472};
473
474static const struct platform_device_info da8xx_dev_info = {
475 .name = "musb-hdrc",
476 .id = PLATFORM_DEVID_AUTO,
477 .dma_mask = DMA_BIT_MASK(32),
478};
479
480static int da8xx_probe(struct platform_device *pdev)
481{
482 struct resource musb_resources[2];
483 struct musb_hdrc_platform_data *pdata = dev_get_platdata(&pdev->dev);
484 struct platform_device *musb;
485 struct da8xx_glue *glue;
486 struct platform_device_info pinfo;
487 struct clk *clk;
488
489 int ret = -ENOMEM;
490
491 glue = kzalloc(sizeof(*glue), GFP_KERNEL);
492 if (!glue) {
493 dev_err(&pdev->dev, "failed to allocate glue context\n");
494 goto err0;
495 }
496
497 clk = clk_get(&pdev->dev, "usb20");
498 if (IS_ERR(clk)) {
499 dev_err(&pdev->dev, "failed to get clock\n");
500 ret = PTR_ERR(clk);
501 goto err3;
502 }
503
504 ret = clk_enable(clk);
505 if (ret) {
506 dev_err(&pdev->dev, "failed to enable clock\n");
507 goto err4;
508 }
509
510 glue->dev = &pdev->dev;
511 glue->clk = clk;
512
513 pdata->platform_ops = &da8xx_ops;
514
515 platform_set_drvdata(pdev, glue);
516
517 memset(musb_resources, 0x00, sizeof(*musb_resources) *
518 ARRAY_SIZE(musb_resources));
519
520 musb_resources[0].name = pdev->resource[0].name;
521 musb_resources[0].start = pdev->resource[0].start;
522 musb_resources[0].end = pdev->resource[0].end;
523 musb_resources[0].flags = pdev->resource[0].flags;
524
525 musb_resources[1].name = pdev->resource[1].name;
526 musb_resources[1].start = pdev->resource[1].start;
527 musb_resources[1].end = pdev->resource[1].end;
528 musb_resources[1].flags = pdev->resource[1].flags;
529
530 pinfo = da8xx_dev_info;
531 pinfo.parent = &pdev->dev;
532 pinfo.res = musb_resources;
533 pinfo.num_res = ARRAY_SIZE(musb_resources);
534 pinfo.data = pdata;
535 pinfo.size_data = sizeof(*pdata);
536
537 glue->musb = musb = platform_device_register_full(&pinfo);
538 if (IS_ERR(musb)) {
539 ret = PTR_ERR(musb);
540 dev_err(&pdev->dev, "failed to register musb device: %d\n", ret);
541 goto err5;
542 }
543
544 return 0;
545
546err5:
547 clk_disable(clk);
548
549err4:
550 clk_put(clk);
551
552err3:
553 kfree(glue);
554
555err0:
556 return ret;
557}
558
559static int da8xx_remove(struct platform_device *pdev)
560{
561 struct da8xx_glue *glue = platform_get_drvdata(pdev);
562
563 platform_device_unregister(glue->musb);
564 clk_disable(glue->clk);
565 clk_put(glue->clk);
566 kfree(glue);
567
568 return 0;
569}
570
571static struct platform_driver da8xx_driver = {
572 .probe = da8xx_probe,
573 .remove = da8xx_remove,
574 .driver = {
575 .name = "musb-da8xx",
576 },
577};
578
579MODULE_DESCRIPTION("DA8xx/OMAP-L1x MUSB Glue Layer");
580MODULE_AUTHOR("Sergei Shtylyov <sshtylyov@ru.mvista.com>");
581MODULE_LICENSE("GPL v2");
582module_platform_driver(da8xx_driver);
583