1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#ifndef _UAPI__SOUND_ASOUND_H
24#define _UAPI__SOUND_ASOUND_H
25
26#include <linux/types.h>
27
28
29
30
31
32
33#define SNDRV_PROTOCOL_VERSION(major, minor, subminor) (((major)<<16)|((minor)<<8)|(subminor))
34#define SNDRV_PROTOCOL_MAJOR(version) (((version)>>16)&0xffff)
35#define SNDRV_PROTOCOL_MINOR(version) (((version)>>8)&0xff)
36#define SNDRV_PROTOCOL_MICRO(version) ((version)&0xff)
37#define SNDRV_PROTOCOL_INCOMPATIBLE(kversion, uversion) \
38 (SNDRV_PROTOCOL_MAJOR(kversion) != SNDRV_PROTOCOL_MAJOR(uversion) || \
39 (SNDRV_PROTOCOL_MAJOR(kversion) == SNDRV_PROTOCOL_MAJOR(uversion) && \
40 SNDRV_PROTOCOL_MINOR(kversion) != SNDRV_PROTOCOL_MINOR(uversion)))
41
42
43
44
45
46
47
48struct snd_aes_iec958 {
49 unsigned char status[24];
50 unsigned char subcode[147];
51 unsigned char pad;
52 unsigned char dig_subframe[4];
53};
54
55
56
57
58
59
60
61struct snd_cea_861_aud_if {
62 unsigned char db1_ct_cc;
63 unsigned char db2_sf_ss;
64 unsigned char db3;
65 unsigned char db4_ca;
66 unsigned char db5_dminh_lsv;
67};
68
69
70
71
72
73
74
75#define SNDRV_HWDEP_VERSION SNDRV_PROTOCOL_VERSION(1, 0, 1)
76
77enum {
78 SNDRV_HWDEP_IFACE_OPL2 = 0,
79 SNDRV_HWDEP_IFACE_OPL3,
80 SNDRV_HWDEP_IFACE_OPL4,
81 SNDRV_HWDEP_IFACE_SB16CSP,
82 SNDRV_HWDEP_IFACE_EMU10K1,
83 SNDRV_HWDEP_IFACE_YSS225,
84 SNDRV_HWDEP_IFACE_ICS2115,
85 SNDRV_HWDEP_IFACE_SSCAPE,
86 SNDRV_HWDEP_IFACE_VX,
87 SNDRV_HWDEP_IFACE_MIXART,
88 SNDRV_HWDEP_IFACE_USX2Y,
89 SNDRV_HWDEP_IFACE_EMUX_WAVETABLE,
90 SNDRV_HWDEP_IFACE_BLUETOOTH,
91 SNDRV_HWDEP_IFACE_USX2Y_PCM,
92 SNDRV_HWDEP_IFACE_PCXHR,
93 SNDRV_HWDEP_IFACE_SB_RC,
94 SNDRV_HWDEP_IFACE_HDA,
95 SNDRV_HWDEP_IFACE_USB_STREAM,
96 SNDRV_HWDEP_IFACE_FW_DICE,
97 SNDRV_HWDEP_IFACE_FW_FIREWORKS,
98 SNDRV_HWDEP_IFACE_FW_BEBOB,
99
100
101 SNDRV_HWDEP_IFACE_LAST = SNDRV_HWDEP_IFACE_FW_BEBOB
102};
103
104struct snd_hwdep_info {
105 unsigned int device;
106 int card;
107 unsigned char id[64];
108 unsigned char name[80];
109 int iface;
110 unsigned char reserved[64];
111};
112
113
114struct snd_hwdep_dsp_status {
115 unsigned int version;
116 unsigned char id[32];
117 unsigned int num_dsps;
118 unsigned int dsp_loaded;
119 unsigned int chip_ready;
120 unsigned char reserved[16];
121};
122
123struct snd_hwdep_dsp_image {
124 unsigned int index;
125 unsigned char name[64];
126 unsigned char __user *image;
127 size_t length;
128 unsigned long driver_data;
129};
130
131#define SNDRV_HWDEP_IOCTL_PVERSION _IOR ('H', 0x00, int)
132#define SNDRV_HWDEP_IOCTL_INFO _IOR ('H', 0x01, struct snd_hwdep_info)
133#define SNDRV_HWDEP_IOCTL_DSP_STATUS _IOR('H', 0x02, struct snd_hwdep_dsp_status)
134#define SNDRV_HWDEP_IOCTL_DSP_LOAD _IOW('H', 0x03, struct snd_hwdep_dsp_image)
135
136
137
138
139
140
141
142#define SNDRV_PCM_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 11)
143
144typedef unsigned long snd_pcm_uframes_t;
145typedef signed long snd_pcm_sframes_t;
146
147enum {
148 SNDRV_PCM_CLASS_GENERIC = 0,
149 SNDRV_PCM_CLASS_MULTI,
150 SNDRV_PCM_CLASS_MODEM,
151 SNDRV_PCM_CLASS_DIGITIZER,
152
153 SNDRV_PCM_CLASS_LAST = SNDRV_PCM_CLASS_DIGITIZER,
154};
155
156enum {
157 SNDRV_PCM_SUBCLASS_GENERIC_MIX = 0,
158 SNDRV_PCM_SUBCLASS_MULTI_MIX,
159
160 SNDRV_PCM_SUBCLASS_LAST = SNDRV_PCM_SUBCLASS_MULTI_MIX,
161};
162
163enum {
164 SNDRV_PCM_STREAM_PLAYBACK = 0,
165 SNDRV_PCM_STREAM_CAPTURE,
166 SNDRV_PCM_STREAM_LAST = SNDRV_PCM_STREAM_CAPTURE,
167};
168
169typedef int __bitwise snd_pcm_access_t;
170#define SNDRV_PCM_ACCESS_MMAP_INTERLEAVED ((__force snd_pcm_access_t) 0)
171#define SNDRV_PCM_ACCESS_MMAP_NONINTERLEAVED ((__force snd_pcm_access_t) 1)
172#define SNDRV_PCM_ACCESS_MMAP_COMPLEX ((__force snd_pcm_access_t) 2)
173#define SNDRV_PCM_ACCESS_RW_INTERLEAVED ((__force snd_pcm_access_t) 3)
174#define SNDRV_PCM_ACCESS_RW_NONINTERLEAVED ((__force snd_pcm_access_t) 4)
175#define SNDRV_PCM_ACCESS_LAST SNDRV_PCM_ACCESS_RW_NONINTERLEAVED
176
177typedef int __bitwise snd_pcm_format_t;
178#define SNDRV_PCM_FORMAT_S8 ((__force snd_pcm_format_t) 0)
179#define SNDRV_PCM_FORMAT_U8 ((__force snd_pcm_format_t) 1)
180#define SNDRV_PCM_FORMAT_S16_LE ((__force snd_pcm_format_t) 2)
181#define SNDRV_PCM_FORMAT_S16_BE ((__force snd_pcm_format_t) 3)
182#define SNDRV_PCM_FORMAT_U16_LE ((__force snd_pcm_format_t) 4)
183#define SNDRV_PCM_FORMAT_U16_BE ((__force snd_pcm_format_t) 5)
184#define SNDRV_PCM_FORMAT_S24_LE ((__force snd_pcm_format_t) 6)
185#define SNDRV_PCM_FORMAT_S24_BE ((__force snd_pcm_format_t) 7)
186#define SNDRV_PCM_FORMAT_U24_LE ((__force snd_pcm_format_t) 8)
187#define SNDRV_PCM_FORMAT_U24_BE ((__force snd_pcm_format_t) 9)
188#define SNDRV_PCM_FORMAT_S32_LE ((__force snd_pcm_format_t) 10)
189#define SNDRV_PCM_FORMAT_S32_BE ((__force snd_pcm_format_t) 11)
190#define SNDRV_PCM_FORMAT_U32_LE ((__force snd_pcm_format_t) 12)
191#define SNDRV_PCM_FORMAT_U32_BE ((__force snd_pcm_format_t) 13)
192#define SNDRV_PCM_FORMAT_FLOAT_LE ((__force snd_pcm_format_t) 14)
193#define SNDRV_PCM_FORMAT_FLOAT_BE ((__force snd_pcm_format_t) 15)
194#define SNDRV_PCM_FORMAT_FLOAT64_LE ((__force snd_pcm_format_t) 16)
195#define SNDRV_PCM_FORMAT_FLOAT64_BE ((__force snd_pcm_format_t) 17)
196#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE ((__force snd_pcm_format_t) 18)
197#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE ((__force snd_pcm_format_t) 19)
198#define SNDRV_PCM_FORMAT_MU_LAW ((__force snd_pcm_format_t) 20)
199#define SNDRV_PCM_FORMAT_A_LAW ((__force snd_pcm_format_t) 21)
200#define SNDRV_PCM_FORMAT_IMA_ADPCM ((__force snd_pcm_format_t) 22)
201#define SNDRV_PCM_FORMAT_MPEG ((__force snd_pcm_format_t) 23)
202#define SNDRV_PCM_FORMAT_GSM ((__force snd_pcm_format_t) 24)
203#define SNDRV_PCM_FORMAT_SPECIAL ((__force snd_pcm_format_t) 31)
204#define SNDRV_PCM_FORMAT_S24_3LE ((__force snd_pcm_format_t) 32)
205#define SNDRV_PCM_FORMAT_S24_3BE ((__force snd_pcm_format_t) 33)
206#define SNDRV_PCM_FORMAT_U24_3LE ((__force snd_pcm_format_t) 34)
207#define SNDRV_PCM_FORMAT_U24_3BE ((__force snd_pcm_format_t) 35)
208#define SNDRV_PCM_FORMAT_S20_3LE ((__force snd_pcm_format_t) 36)
209#define SNDRV_PCM_FORMAT_S20_3BE ((__force snd_pcm_format_t) 37)
210#define SNDRV_PCM_FORMAT_U20_3LE ((__force snd_pcm_format_t) 38)
211#define SNDRV_PCM_FORMAT_U20_3BE ((__force snd_pcm_format_t) 39)
212#define SNDRV_PCM_FORMAT_S18_3LE ((__force snd_pcm_format_t) 40)
213#define SNDRV_PCM_FORMAT_S18_3BE ((__force snd_pcm_format_t) 41)
214#define SNDRV_PCM_FORMAT_U18_3LE ((__force snd_pcm_format_t) 42)
215#define SNDRV_PCM_FORMAT_U18_3BE ((__force snd_pcm_format_t) 43)
216#define SNDRV_PCM_FORMAT_G723_24 ((__force snd_pcm_format_t) 44)
217#define SNDRV_PCM_FORMAT_G723_24_1B ((__force snd_pcm_format_t) 45)
218#define SNDRV_PCM_FORMAT_G723_40 ((__force snd_pcm_format_t) 46)
219#define SNDRV_PCM_FORMAT_G723_40_1B ((__force snd_pcm_format_t) 47)
220#define SNDRV_PCM_FORMAT_DSD_U8 ((__force snd_pcm_format_t) 48)
221#define SNDRV_PCM_FORMAT_DSD_U16_LE ((__force snd_pcm_format_t) 49)
222#define SNDRV_PCM_FORMAT_LAST SNDRV_PCM_FORMAT_DSD_U16_LE
223
224#ifdef SNDRV_LITTLE_ENDIAN
225#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_LE
226#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_LE
227#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_LE
228#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_LE
229#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_LE
230#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_LE
231#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_LE
232#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_LE
233#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE
234#endif
235#ifdef SNDRV_BIG_ENDIAN
236#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_BE
237#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_BE
238#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_BE
239#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_BE
240#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_BE
241#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_BE
242#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_BE
243#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_BE
244#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE
245#endif
246
247typedef int __bitwise snd_pcm_subformat_t;
248#define SNDRV_PCM_SUBFORMAT_STD ((__force snd_pcm_subformat_t) 0)
249#define SNDRV_PCM_SUBFORMAT_LAST SNDRV_PCM_SUBFORMAT_STD
250
251#define SNDRV_PCM_INFO_MMAP 0x00000001
252#define SNDRV_PCM_INFO_MMAP_VALID 0x00000002
253#define SNDRV_PCM_INFO_DOUBLE 0x00000004
254#define SNDRV_PCM_INFO_BATCH 0x00000010
255#define SNDRV_PCM_INFO_INTERLEAVED 0x00000100
256#define SNDRV_PCM_INFO_NONINTERLEAVED 0x00000200
257#define SNDRV_PCM_INFO_COMPLEX 0x00000400
258#define SNDRV_PCM_INFO_BLOCK_TRANSFER 0x00010000
259#define SNDRV_PCM_INFO_OVERRANGE 0x00020000
260#define SNDRV_PCM_INFO_RESUME 0x00040000
261#define SNDRV_PCM_INFO_PAUSE 0x00080000
262#define SNDRV_PCM_INFO_HALF_DUPLEX 0x00100000
263#define SNDRV_PCM_INFO_JOINT_DUPLEX 0x00200000
264#define SNDRV_PCM_INFO_SYNC_START 0x00400000
265#define SNDRV_PCM_INFO_NO_PERIOD_WAKEUP 0x00800000
266#define SNDRV_PCM_INFO_HAS_WALL_CLOCK 0x01000000
267#define SNDRV_PCM_INFO_FIFO_IN_FRAMES 0x80000000
268
269typedef int __bitwise snd_pcm_state_t;
270#define SNDRV_PCM_STATE_OPEN ((__force snd_pcm_state_t) 0)
271#define SNDRV_PCM_STATE_SETUP ((__force snd_pcm_state_t) 1)
272#define SNDRV_PCM_STATE_PREPARED ((__force snd_pcm_state_t) 2)
273#define SNDRV_PCM_STATE_RUNNING ((__force snd_pcm_state_t) 3)
274#define SNDRV_PCM_STATE_XRUN ((__force snd_pcm_state_t) 4)
275#define SNDRV_PCM_STATE_DRAINING ((__force snd_pcm_state_t) 5)
276#define SNDRV_PCM_STATE_PAUSED ((__force snd_pcm_state_t) 6)
277#define SNDRV_PCM_STATE_SUSPENDED ((__force snd_pcm_state_t) 7)
278#define SNDRV_PCM_STATE_DISCONNECTED ((__force snd_pcm_state_t) 8)
279#define SNDRV_PCM_STATE_LAST SNDRV_PCM_STATE_DISCONNECTED
280
281enum {
282 SNDRV_PCM_MMAP_OFFSET_DATA = 0x00000000,
283 SNDRV_PCM_MMAP_OFFSET_STATUS = 0x80000000,
284 SNDRV_PCM_MMAP_OFFSET_CONTROL = 0x81000000,
285};
286
287union snd_pcm_sync_id {
288 unsigned char id[16];
289 unsigned short id16[8];
290 unsigned int id32[4];
291};
292
293struct snd_pcm_info {
294 unsigned int device;
295 unsigned int subdevice;
296 int stream;
297 int card;
298 unsigned char id[64];
299 unsigned char name[80];
300 unsigned char subname[32];
301 int dev_class;
302 int dev_subclass;
303 unsigned int subdevices_count;
304 unsigned int subdevices_avail;
305 union snd_pcm_sync_id sync;
306 unsigned char reserved[64];
307};
308
309typedef int snd_pcm_hw_param_t;
310#define SNDRV_PCM_HW_PARAM_ACCESS 0
311#define SNDRV_PCM_HW_PARAM_FORMAT 1
312#define SNDRV_PCM_HW_PARAM_SUBFORMAT 2
313#define SNDRV_PCM_HW_PARAM_FIRST_MASK SNDRV_PCM_HW_PARAM_ACCESS
314#define SNDRV_PCM_HW_PARAM_LAST_MASK SNDRV_PCM_HW_PARAM_SUBFORMAT
315
316#define SNDRV_PCM_HW_PARAM_SAMPLE_BITS 8
317#define SNDRV_PCM_HW_PARAM_FRAME_BITS 9
318#define SNDRV_PCM_HW_PARAM_CHANNELS 10
319#define SNDRV_PCM_HW_PARAM_RATE 11
320#define SNDRV_PCM_HW_PARAM_PERIOD_TIME 12
321
322
323#define SNDRV_PCM_HW_PARAM_PERIOD_SIZE 13
324
325
326#define SNDRV_PCM_HW_PARAM_PERIOD_BYTES 14
327
328
329#define SNDRV_PCM_HW_PARAM_PERIODS 15
330
331
332#define SNDRV_PCM_HW_PARAM_BUFFER_TIME 16
333
334
335#define SNDRV_PCM_HW_PARAM_BUFFER_SIZE 17
336#define SNDRV_PCM_HW_PARAM_BUFFER_BYTES 18
337#define SNDRV_PCM_HW_PARAM_TICK_TIME 19
338#define SNDRV_PCM_HW_PARAM_FIRST_INTERVAL SNDRV_PCM_HW_PARAM_SAMPLE_BITS
339#define SNDRV_PCM_HW_PARAM_LAST_INTERVAL SNDRV_PCM_HW_PARAM_TICK_TIME
340
341#define SNDRV_PCM_HW_PARAMS_NORESAMPLE (1<<0)
342#define SNDRV_PCM_HW_PARAMS_EXPORT_BUFFER (1<<1)
343#define SNDRV_PCM_HW_PARAMS_NO_PERIOD_WAKEUP (1<<2)
344
345struct snd_interval {
346 unsigned int min, max;
347 unsigned int openmin:1,
348 openmax:1,
349 integer:1,
350 empty:1;
351};
352
353#define SNDRV_MASK_MAX 256
354
355struct snd_mask {
356 __u32 bits[(SNDRV_MASK_MAX+31)/32];
357};
358
359struct snd_pcm_hw_params {
360 unsigned int flags;
361 struct snd_mask masks[SNDRV_PCM_HW_PARAM_LAST_MASK -
362 SNDRV_PCM_HW_PARAM_FIRST_MASK + 1];
363 struct snd_mask mres[5];
364 struct snd_interval intervals[SNDRV_PCM_HW_PARAM_LAST_INTERVAL -
365 SNDRV_PCM_HW_PARAM_FIRST_INTERVAL + 1];
366 struct snd_interval ires[9];
367 unsigned int rmask;
368 unsigned int cmask;
369 unsigned int info;
370 unsigned int msbits;
371 unsigned int rate_num;
372 unsigned int rate_den;
373 snd_pcm_uframes_t fifo_size;
374 unsigned char reserved[64];
375};
376
377enum {
378 SNDRV_PCM_TSTAMP_NONE = 0,
379 SNDRV_PCM_TSTAMP_ENABLE,
380 SNDRV_PCM_TSTAMP_LAST = SNDRV_PCM_TSTAMP_ENABLE,
381};
382
383struct snd_pcm_sw_params {
384 int tstamp_mode;
385 unsigned int period_step;
386 unsigned int sleep_min;
387 snd_pcm_uframes_t avail_min;
388 snd_pcm_uframes_t xfer_align;
389 snd_pcm_uframes_t start_threshold;
390 snd_pcm_uframes_t stop_threshold;
391 snd_pcm_uframes_t silence_threshold;
392 snd_pcm_uframes_t silence_size;
393 snd_pcm_uframes_t boundary;
394 unsigned char reserved[64];
395};
396
397struct snd_pcm_channel_info {
398 unsigned int channel;
399 __kernel_off_t offset;
400 unsigned int first;
401 unsigned int step;
402};
403
404struct snd_pcm_status {
405 snd_pcm_state_t state;
406 struct timespec trigger_tstamp;
407 struct timespec tstamp;
408 snd_pcm_uframes_t appl_ptr;
409 snd_pcm_uframes_t hw_ptr;
410 snd_pcm_sframes_t delay;
411 snd_pcm_uframes_t avail;
412 snd_pcm_uframes_t avail_max;
413 snd_pcm_uframes_t overrange;
414 snd_pcm_state_t suspended_state;
415 __u32 reserved_alignment;
416 struct timespec audio_tstamp;
417 unsigned char reserved[56-sizeof(struct timespec)];
418};
419
420struct snd_pcm_mmap_status {
421 snd_pcm_state_t state;
422 int pad1;
423 snd_pcm_uframes_t hw_ptr;
424 struct timespec tstamp;
425 snd_pcm_state_t suspended_state;
426 struct timespec audio_tstamp;
427};
428
429struct snd_pcm_mmap_control {
430 snd_pcm_uframes_t appl_ptr;
431 snd_pcm_uframes_t avail_min;
432};
433
434#define SNDRV_PCM_SYNC_PTR_HWSYNC (1<<0)
435#define SNDRV_PCM_SYNC_PTR_APPL (1<<1)
436#define SNDRV_PCM_SYNC_PTR_AVAIL_MIN (1<<2)
437
438struct snd_pcm_sync_ptr {
439 unsigned int flags;
440 union {
441 struct snd_pcm_mmap_status status;
442 unsigned char reserved[64];
443 } s;
444 union {
445 struct snd_pcm_mmap_control control;
446 unsigned char reserved[64];
447 } c;
448};
449
450struct snd_xferi {
451 snd_pcm_sframes_t result;
452 void __user *buf;
453 snd_pcm_uframes_t frames;
454};
455
456struct snd_xfern {
457 snd_pcm_sframes_t result;
458 void __user * __user *bufs;
459 snd_pcm_uframes_t frames;
460};
461
462enum {
463 SNDRV_PCM_TSTAMP_TYPE_GETTIMEOFDAY = 0,
464 SNDRV_PCM_TSTAMP_TYPE_MONOTONIC,
465 SNDRV_PCM_TSTAMP_TYPE_LAST = SNDRV_PCM_TSTAMP_TYPE_MONOTONIC,
466};
467
468
469enum {
470 SNDRV_CHMAP_UNKNOWN = 0,
471 SNDRV_CHMAP_NA,
472 SNDRV_CHMAP_MONO,
473
474 SNDRV_CHMAP_FL,
475 SNDRV_CHMAP_FR,
476 SNDRV_CHMAP_RL,
477 SNDRV_CHMAP_RR,
478 SNDRV_CHMAP_FC,
479 SNDRV_CHMAP_LFE,
480 SNDRV_CHMAP_SL,
481 SNDRV_CHMAP_SR,
482 SNDRV_CHMAP_RC,
483
484 SNDRV_CHMAP_FLC,
485 SNDRV_CHMAP_FRC,
486 SNDRV_CHMAP_RLC,
487 SNDRV_CHMAP_RRC,
488 SNDRV_CHMAP_FLW,
489 SNDRV_CHMAP_FRW,
490 SNDRV_CHMAP_FLH,
491 SNDRV_CHMAP_FCH,
492 SNDRV_CHMAP_FRH,
493 SNDRV_CHMAP_TC,
494 SNDRV_CHMAP_TFL,
495 SNDRV_CHMAP_TFR,
496 SNDRV_CHMAP_TFC,
497 SNDRV_CHMAP_TRL,
498 SNDRV_CHMAP_TRR,
499 SNDRV_CHMAP_TRC,
500
501 SNDRV_CHMAP_TFLC,
502 SNDRV_CHMAP_TFRC,
503 SNDRV_CHMAP_TSL,
504 SNDRV_CHMAP_TSR,
505 SNDRV_CHMAP_LLFE,
506 SNDRV_CHMAP_RLFE,
507 SNDRV_CHMAP_BC,
508 SNDRV_CHMAP_BLC,
509 SNDRV_CHMAP_BRC,
510 SNDRV_CHMAP_LAST = SNDRV_CHMAP_BRC,
511};
512
513#define SNDRV_CHMAP_POSITION_MASK 0xffff
514#define SNDRV_CHMAP_PHASE_INVERSE (0x01 << 16)
515#define SNDRV_CHMAP_DRIVER_SPEC (0x02 << 16)
516
517#define SNDRV_PCM_IOCTL_PVERSION _IOR('A', 0x00, int)
518#define SNDRV_PCM_IOCTL_INFO _IOR('A', 0x01, struct snd_pcm_info)
519#define SNDRV_PCM_IOCTL_TSTAMP _IOW('A', 0x02, int)
520#define SNDRV_PCM_IOCTL_TTSTAMP _IOW('A', 0x03, int)
521#define SNDRV_PCM_IOCTL_HW_REFINE _IOWR('A', 0x10, struct snd_pcm_hw_params)
522#define SNDRV_PCM_IOCTL_HW_PARAMS _IOWR('A', 0x11, struct snd_pcm_hw_params)
523#define SNDRV_PCM_IOCTL_HW_FREE _IO('A', 0x12)
524#define SNDRV_PCM_IOCTL_SW_PARAMS _IOWR('A', 0x13, struct snd_pcm_sw_params)
525#define SNDRV_PCM_IOCTL_STATUS _IOR('A', 0x20, struct snd_pcm_status)
526#define SNDRV_PCM_IOCTL_DELAY _IOR('A', 0x21, snd_pcm_sframes_t)
527#define SNDRV_PCM_IOCTL_HWSYNC _IO('A', 0x22)
528#define SNDRV_PCM_IOCTL_SYNC_PTR _IOWR('A', 0x23, struct snd_pcm_sync_ptr)
529#define SNDRV_PCM_IOCTL_CHANNEL_INFO _IOR('A', 0x32, struct snd_pcm_channel_info)
530#define SNDRV_PCM_IOCTL_PREPARE _IO('A', 0x40)
531#define SNDRV_PCM_IOCTL_RESET _IO('A', 0x41)
532#define SNDRV_PCM_IOCTL_START _IO('A', 0x42)
533#define SNDRV_PCM_IOCTL_DROP _IO('A', 0x43)
534#define SNDRV_PCM_IOCTL_DRAIN _IO('A', 0x44)
535#define SNDRV_PCM_IOCTL_PAUSE _IOW('A', 0x45, int)
536#define SNDRV_PCM_IOCTL_REWIND _IOW('A', 0x46, snd_pcm_uframes_t)
537#define SNDRV_PCM_IOCTL_RESUME _IO('A', 0x47)
538#define SNDRV_PCM_IOCTL_XRUN _IO('A', 0x48)
539#define SNDRV_PCM_IOCTL_FORWARD _IOW('A', 0x49, snd_pcm_uframes_t)
540#define SNDRV_PCM_IOCTL_WRITEI_FRAMES _IOW('A', 0x50, struct snd_xferi)
541#define SNDRV_PCM_IOCTL_READI_FRAMES _IOR('A', 0x51, struct snd_xferi)
542#define SNDRV_PCM_IOCTL_WRITEN_FRAMES _IOW('A', 0x52, struct snd_xfern)
543#define SNDRV_PCM_IOCTL_READN_FRAMES _IOR('A', 0x53, struct snd_xfern)
544#define SNDRV_PCM_IOCTL_LINK _IOW('A', 0x60, int)
545#define SNDRV_PCM_IOCTL_UNLINK _IO('A', 0x61)
546
547
548
549
550
551
552
553
554
555
556
557#define SNDRV_RAWMIDI_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 0)
558
559enum {
560 SNDRV_RAWMIDI_STREAM_OUTPUT = 0,
561 SNDRV_RAWMIDI_STREAM_INPUT,
562 SNDRV_RAWMIDI_STREAM_LAST = SNDRV_RAWMIDI_STREAM_INPUT,
563};
564
565#define SNDRV_RAWMIDI_INFO_OUTPUT 0x00000001
566#define SNDRV_RAWMIDI_INFO_INPUT 0x00000002
567#define SNDRV_RAWMIDI_INFO_DUPLEX 0x00000004
568
569struct snd_rawmidi_info {
570 unsigned int device;
571 unsigned int subdevice;
572 int stream;
573 int card;
574 unsigned int flags;
575 unsigned char id[64];
576 unsigned char name[80];
577 unsigned char subname[32];
578 unsigned int subdevices_count;
579 unsigned int subdevices_avail;
580 unsigned char reserved[64];
581};
582
583struct snd_rawmidi_params {
584 int stream;
585 size_t buffer_size;
586 size_t avail_min;
587 unsigned int no_active_sensing: 1;
588 unsigned char reserved[16];
589};
590
591struct snd_rawmidi_status {
592 int stream;
593 struct timespec tstamp;
594 size_t avail;
595 size_t xruns;
596 unsigned char reserved[16];
597};
598
599#define SNDRV_RAWMIDI_IOCTL_PVERSION _IOR('W', 0x00, int)
600#define SNDRV_RAWMIDI_IOCTL_INFO _IOR('W', 0x01, struct snd_rawmidi_info)
601#define SNDRV_RAWMIDI_IOCTL_PARAMS _IOWR('W', 0x10, struct snd_rawmidi_params)
602#define SNDRV_RAWMIDI_IOCTL_STATUS _IOWR('W', 0x20, struct snd_rawmidi_status)
603#define SNDRV_RAWMIDI_IOCTL_DROP _IOW('W', 0x30, int)
604#define SNDRV_RAWMIDI_IOCTL_DRAIN _IOW('W', 0x31, int)
605
606
607
608
609
610#define SNDRV_TIMER_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 6)
611
612enum {
613 SNDRV_TIMER_CLASS_NONE = -1,
614 SNDRV_TIMER_CLASS_SLAVE = 0,
615 SNDRV_TIMER_CLASS_GLOBAL,
616 SNDRV_TIMER_CLASS_CARD,
617 SNDRV_TIMER_CLASS_PCM,
618 SNDRV_TIMER_CLASS_LAST = SNDRV_TIMER_CLASS_PCM,
619};
620
621
622enum {
623 SNDRV_TIMER_SCLASS_NONE = 0,
624 SNDRV_TIMER_SCLASS_APPLICATION,
625 SNDRV_TIMER_SCLASS_SEQUENCER,
626 SNDRV_TIMER_SCLASS_OSS_SEQUENCER,
627 SNDRV_TIMER_SCLASS_LAST = SNDRV_TIMER_SCLASS_OSS_SEQUENCER,
628};
629
630
631#define SNDRV_TIMER_GLOBAL_SYSTEM 0
632#define SNDRV_TIMER_GLOBAL_RTC 1
633#define SNDRV_TIMER_GLOBAL_HPET 2
634#define SNDRV_TIMER_GLOBAL_HRTIMER 3
635
636
637#define SNDRV_TIMER_FLG_SLAVE (1<<0)
638
639struct snd_timer_id {
640 int dev_class;
641 int dev_sclass;
642 int card;
643 int device;
644 int subdevice;
645};
646
647struct snd_timer_ginfo {
648 struct snd_timer_id tid;
649 unsigned int flags;
650 int card;
651 unsigned char id[64];
652 unsigned char name[80];
653 unsigned long reserved0;
654 unsigned long resolution;
655 unsigned long resolution_min;
656 unsigned long resolution_max;
657 unsigned int clients;
658 unsigned char reserved[32];
659};
660
661struct snd_timer_gparams {
662 struct snd_timer_id tid;
663 unsigned long period_num;
664 unsigned long period_den;
665 unsigned char reserved[32];
666};
667
668struct snd_timer_gstatus {
669 struct snd_timer_id tid;
670 unsigned long resolution;
671 unsigned long resolution_num;
672 unsigned long resolution_den;
673 unsigned char reserved[32];
674};
675
676struct snd_timer_select {
677 struct snd_timer_id id;
678 unsigned char reserved[32];
679};
680
681struct snd_timer_info {
682 unsigned int flags;
683 int card;
684 unsigned char id[64];
685 unsigned char name[80];
686 unsigned long reserved0;
687 unsigned long resolution;
688 unsigned char reserved[64];
689};
690
691#define SNDRV_TIMER_PSFLG_AUTO (1<<0)
692#define SNDRV_TIMER_PSFLG_EXCLUSIVE (1<<1)
693#define SNDRV_TIMER_PSFLG_EARLY_EVENT (1<<2)
694
695struct snd_timer_params {
696 unsigned int flags;
697 unsigned int ticks;
698 unsigned int queue_size;
699 unsigned int reserved0;
700 unsigned int filter;
701 unsigned char reserved[60];
702};
703
704struct snd_timer_status {
705 struct timespec tstamp;
706 unsigned int resolution;
707 unsigned int lost;
708 unsigned int overrun;
709 unsigned int queue;
710 unsigned char reserved[64];
711};
712
713#define SNDRV_TIMER_IOCTL_PVERSION _IOR('T', 0x00, int)
714#define SNDRV_TIMER_IOCTL_NEXT_DEVICE _IOWR('T', 0x01, struct snd_timer_id)
715#define SNDRV_TIMER_IOCTL_TREAD _IOW('T', 0x02, int)
716#define SNDRV_TIMER_IOCTL_GINFO _IOWR('T', 0x03, struct snd_timer_ginfo)
717#define SNDRV_TIMER_IOCTL_GPARAMS _IOW('T', 0x04, struct snd_timer_gparams)
718#define SNDRV_TIMER_IOCTL_GSTATUS _IOWR('T', 0x05, struct snd_timer_gstatus)
719#define SNDRV_TIMER_IOCTL_SELECT _IOW('T', 0x10, struct snd_timer_select)
720#define SNDRV_TIMER_IOCTL_INFO _IOR('T', 0x11, struct snd_timer_info)
721#define SNDRV_TIMER_IOCTL_PARAMS _IOW('T', 0x12, struct snd_timer_params)
722#define SNDRV_TIMER_IOCTL_STATUS _IOR('T', 0x14, struct snd_timer_status)
723
724#define SNDRV_TIMER_IOCTL_START _IO('T', 0xa0)
725#define SNDRV_TIMER_IOCTL_STOP _IO('T', 0xa1)
726#define SNDRV_TIMER_IOCTL_CONTINUE _IO('T', 0xa2)
727#define SNDRV_TIMER_IOCTL_PAUSE _IO('T', 0xa3)
728
729struct snd_timer_read {
730 unsigned int resolution;
731 unsigned int ticks;
732};
733
734enum {
735 SNDRV_TIMER_EVENT_RESOLUTION = 0,
736 SNDRV_TIMER_EVENT_TICK,
737 SNDRV_TIMER_EVENT_START,
738 SNDRV_TIMER_EVENT_STOP,
739 SNDRV_TIMER_EVENT_CONTINUE,
740 SNDRV_TIMER_EVENT_PAUSE,
741 SNDRV_TIMER_EVENT_EARLY,
742 SNDRV_TIMER_EVENT_SUSPEND,
743 SNDRV_TIMER_EVENT_RESUME,
744
745 SNDRV_TIMER_EVENT_MSTART = SNDRV_TIMER_EVENT_START + 10,
746 SNDRV_TIMER_EVENT_MSTOP = SNDRV_TIMER_EVENT_STOP + 10,
747 SNDRV_TIMER_EVENT_MCONTINUE = SNDRV_TIMER_EVENT_CONTINUE + 10,
748 SNDRV_TIMER_EVENT_MPAUSE = SNDRV_TIMER_EVENT_PAUSE + 10,
749 SNDRV_TIMER_EVENT_MSUSPEND = SNDRV_TIMER_EVENT_SUSPEND + 10,
750 SNDRV_TIMER_EVENT_MRESUME = SNDRV_TIMER_EVENT_RESUME + 10,
751};
752
753struct snd_timer_tread {
754 int event;
755 struct timespec tstamp;
756 unsigned int val;
757};
758
759
760
761
762
763
764
765#define SNDRV_CTL_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 7)
766
767struct snd_ctl_card_info {
768 int card;
769 int pad;
770 unsigned char id[16];
771 unsigned char driver[16];
772 unsigned char name[32];
773 unsigned char longname[80];
774 unsigned char reserved_[16];
775 unsigned char mixername[80];
776 unsigned char components[128];
777};
778
779typedef int __bitwise snd_ctl_elem_type_t;
780#define SNDRV_CTL_ELEM_TYPE_NONE ((__force snd_ctl_elem_type_t) 0)
781#define SNDRV_CTL_ELEM_TYPE_BOOLEAN ((__force snd_ctl_elem_type_t) 1)
782#define SNDRV_CTL_ELEM_TYPE_INTEGER ((__force snd_ctl_elem_type_t) 2)
783#define SNDRV_CTL_ELEM_TYPE_ENUMERATED ((__force snd_ctl_elem_type_t) 3)
784#define SNDRV_CTL_ELEM_TYPE_BYTES ((__force snd_ctl_elem_type_t) 4)
785#define SNDRV_CTL_ELEM_TYPE_IEC958 ((__force snd_ctl_elem_type_t) 5)
786#define SNDRV_CTL_ELEM_TYPE_INTEGER64 ((__force snd_ctl_elem_type_t) 6)
787#define SNDRV_CTL_ELEM_TYPE_LAST SNDRV_CTL_ELEM_TYPE_INTEGER64
788
789typedef int __bitwise snd_ctl_elem_iface_t;
790#define SNDRV_CTL_ELEM_IFACE_CARD ((__force snd_ctl_elem_iface_t) 0)
791#define SNDRV_CTL_ELEM_IFACE_HWDEP ((__force snd_ctl_elem_iface_t) 1)
792#define SNDRV_CTL_ELEM_IFACE_MIXER ((__force snd_ctl_elem_iface_t) 2)
793#define SNDRV_CTL_ELEM_IFACE_PCM ((__force snd_ctl_elem_iface_t) 3)
794#define SNDRV_CTL_ELEM_IFACE_RAWMIDI ((__force snd_ctl_elem_iface_t) 4)
795#define SNDRV_CTL_ELEM_IFACE_TIMER ((__force snd_ctl_elem_iface_t) 5)
796#define SNDRV_CTL_ELEM_IFACE_SEQUENCER ((__force snd_ctl_elem_iface_t) 6)
797#define SNDRV_CTL_ELEM_IFACE_LAST SNDRV_CTL_ELEM_IFACE_SEQUENCER
798
799#define SNDRV_CTL_ELEM_ACCESS_READ (1<<0)
800#define SNDRV_CTL_ELEM_ACCESS_WRITE (1<<1)
801#define SNDRV_CTL_ELEM_ACCESS_READWRITE (SNDRV_CTL_ELEM_ACCESS_READ|SNDRV_CTL_ELEM_ACCESS_WRITE)
802#define SNDRV_CTL_ELEM_ACCESS_VOLATILE (1<<2)
803#define SNDRV_CTL_ELEM_ACCESS_TIMESTAMP (1<<3)
804#define SNDRV_CTL_ELEM_ACCESS_TLV_READ (1<<4)
805#define SNDRV_CTL_ELEM_ACCESS_TLV_WRITE (1<<5)
806#define SNDRV_CTL_ELEM_ACCESS_TLV_READWRITE (SNDRV_CTL_ELEM_ACCESS_TLV_READ|SNDRV_CTL_ELEM_ACCESS_TLV_WRITE)
807#define SNDRV_CTL_ELEM_ACCESS_TLV_COMMAND (1<<6)
808#define SNDRV_CTL_ELEM_ACCESS_INACTIVE (1<<8)
809#define SNDRV_CTL_ELEM_ACCESS_LOCK (1<<9)
810#define SNDRV_CTL_ELEM_ACCESS_OWNER (1<<10)
811#define SNDRV_CTL_ELEM_ACCESS_TLV_CALLBACK (1<<28)
812#define SNDRV_CTL_ELEM_ACCESS_USER (1<<29)
813
814
815
816#define SNDRV_CTL_POWER_D0 0x0000
817#define SNDRV_CTL_POWER_D1 0x0100
818#define SNDRV_CTL_POWER_D2 0x0200
819#define SNDRV_CTL_POWER_D3 0x0300
820#define SNDRV_CTL_POWER_D3hot (SNDRV_CTL_POWER_D3|0x0000)
821#define SNDRV_CTL_POWER_D3cold (SNDRV_CTL_POWER_D3|0x0001)
822
823#define SNDRV_CTL_ELEM_ID_NAME_MAXLEN 44
824
825struct snd_ctl_elem_id {
826 unsigned int numid;
827 snd_ctl_elem_iface_t iface;
828 unsigned int device;
829 unsigned int subdevice;
830 unsigned char name[44];
831 unsigned int index;
832};
833
834struct snd_ctl_elem_list {
835 unsigned int offset;
836 unsigned int space;
837 unsigned int used;
838 unsigned int count;
839 struct snd_ctl_elem_id __user *pids;
840 unsigned char reserved[50];
841};
842
843struct snd_ctl_elem_info {
844 struct snd_ctl_elem_id id;
845 snd_ctl_elem_type_t type;
846 unsigned int access;
847 unsigned int count;
848 __kernel_pid_t owner;
849 union {
850 struct {
851 long min;
852 long max;
853 long step;
854 } integer;
855 struct {
856 long long min;
857 long long max;
858 long long step;
859 } integer64;
860 struct {
861 unsigned int items;
862 unsigned int item;
863 char name[64];
864 __u64 names_ptr;
865 unsigned int names_length;
866 } enumerated;
867 unsigned char reserved[128];
868 } value;
869 union {
870 unsigned short d[4];
871 unsigned short *d_ptr;
872 } dimen;
873 unsigned char reserved[64-4*sizeof(unsigned short)];
874};
875
876struct snd_ctl_elem_value {
877 struct snd_ctl_elem_id id;
878 unsigned int indirect: 1;
879 union {
880 union {
881 long value[128];
882 long *value_ptr;
883 } integer;
884 union {
885 long long value[64];
886 long long *value_ptr;
887 } integer64;
888 union {
889 unsigned int item[128];
890 unsigned int *item_ptr;
891 } enumerated;
892 union {
893 unsigned char data[512];
894 unsigned char *data_ptr;
895 } bytes;
896 struct snd_aes_iec958 iec958;
897 } value;
898 struct timespec tstamp;
899 unsigned char reserved[128-sizeof(struct timespec)];
900};
901
902struct snd_ctl_tlv {
903 unsigned int numid;
904 unsigned int length;
905 unsigned int tlv[0];
906};
907
908#define SNDRV_CTL_IOCTL_PVERSION _IOR('U', 0x00, int)
909#define SNDRV_CTL_IOCTL_CARD_INFO _IOR('U', 0x01, struct snd_ctl_card_info)
910#define SNDRV_CTL_IOCTL_ELEM_LIST _IOWR('U', 0x10, struct snd_ctl_elem_list)
911#define SNDRV_CTL_IOCTL_ELEM_INFO _IOWR('U', 0x11, struct snd_ctl_elem_info)
912#define SNDRV_CTL_IOCTL_ELEM_READ _IOWR('U', 0x12, struct snd_ctl_elem_value)
913#define SNDRV_CTL_IOCTL_ELEM_WRITE _IOWR('U', 0x13, struct snd_ctl_elem_value)
914#define SNDRV_CTL_IOCTL_ELEM_LOCK _IOW('U', 0x14, struct snd_ctl_elem_id)
915#define SNDRV_CTL_IOCTL_ELEM_UNLOCK _IOW('U', 0x15, struct snd_ctl_elem_id)
916#define SNDRV_CTL_IOCTL_SUBSCRIBE_EVENTS _IOWR('U', 0x16, int)
917#define SNDRV_CTL_IOCTL_ELEM_ADD _IOWR('U', 0x17, struct snd_ctl_elem_info)
918#define SNDRV_CTL_IOCTL_ELEM_REPLACE _IOWR('U', 0x18, struct snd_ctl_elem_info)
919#define SNDRV_CTL_IOCTL_ELEM_REMOVE _IOWR('U', 0x19, struct snd_ctl_elem_id)
920#define SNDRV_CTL_IOCTL_TLV_READ _IOWR('U', 0x1a, struct snd_ctl_tlv)
921#define SNDRV_CTL_IOCTL_TLV_WRITE _IOWR('U', 0x1b, struct snd_ctl_tlv)
922#define SNDRV_CTL_IOCTL_TLV_COMMAND _IOWR('U', 0x1c, struct snd_ctl_tlv)
923#define SNDRV_CTL_IOCTL_HWDEP_NEXT_DEVICE _IOWR('U', 0x20, int)
924#define SNDRV_CTL_IOCTL_HWDEP_INFO _IOR('U', 0x21, struct snd_hwdep_info)
925#define SNDRV_CTL_IOCTL_PCM_NEXT_DEVICE _IOR('U', 0x30, int)
926#define SNDRV_CTL_IOCTL_PCM_INFO _IOWR('U', 0x31, struct snd_pcm_info)
927#define SNDRV_CTL_IOCTL_PCM_PREFER_SUBDEVICE _IOW('U', 0x32, int)
928#define SNDRV_CTL_IOCTL_RAWMIDI_NEXT_DEVICE _IOWR('U', 0x40, int)
929#define SNDRV_CTL_IOCTL_RAWMIDI_INFO _IOWR('U', 0x41, struct snd_rawmidi_info)
930#define SNDRV_CTL_IOCTL_RAWMIDI_PREFER_SUBDEVICE _IOW('U', 0x42, int)
931#define SNDRV_CTL_IOCTL_POWER _IOWR('U', 0xd0, int)
932#define SNDRV_CTL_IOCTL_POWER_STATE _IOR('U', 0xd1, int)
933
934
935
936
937
938enum sndrv_ctl_event_type {
939 SNDRV_CTL_EVENT_ELEM = 0,
940 SNDRV_CTL_EVENT_LAST = SNDRV_CTL_EVENT_ELEM,
941};
942
943#define SNDRV_CTL_EVENT_MASK_VALUE (1<<0)
944#define SNDRV_CTL_EVENT_MASK_INFO (1<<1)
945#define SNDRV_CTL_EVENT_MASK_ADD (1<<2)
946#define SNDRV_CTL_EVENT_MASK_TLV (1<<3)
947#define SNDRV_CTL_EVENT_MASK_REMOVE (~0U)
948
949struct snd_ctl_event {
950 int type;
951 union {
952 struct {
953 unsigned int mask;
954 struct snd_ctl_elem_id id;
955 } elem;
956 unsigned char data8[60];
957 } data;
958};
959
960
961
962
963
964#define SNDRV_CTL_NAME_NONE ""
965#define SNDRV_CTL_NAME_PLAYBACK "Playback "
966#define SNDRV_CTL_NAME_CAPTURE "Capture "
967
968#define SNDRV_CTL_NAME_IEC958_NONE ""
969#define SNDRV_CTL_NAME_IEC958_SWITCH "Switch"
970#define SNDRV_CTL_NAME_IEC958_VOLUME "Volume"
971#define SNDRV_CTL_NAME_IEC958_DEFAULT "Default"
972#define SNDRV_CTL_NAME_IEC958_MASK "Mask"
973#define SNDRV_CTL_NAME_IEC958_CON_MASK "Con Mask"
974#define SNDRV_CTL_NAME_IEC958_PRO_MASK "Pro Mask"
975#define SNDRV_CTL_NAME_IEC958_PCM_STREAM "PCM Stream"
976#define SNDRV_CTL_NAME_IEC958(expl,direction,what) "IEC958 " expl SNDRV_CTL_NAME_##direction SNDRV_CTL_NAME_IEC958_##what
977
978#endif
979