1
2
3
4
5
6
7
8
9
10#ifndef LINUX_MMC_HOST_H
11#define LINUX_MMC_HOST_H
12
13#include <linux/leds.h>
14#include <linux/mutex.h>
15#include <linux/sched.h>
16#include <linux/device.h>
17#include <linux/fault-inject.h>
18
19#include <linux/mmc/core.h>
20#include <linux/mmc/card.h>
21#include <linux/mmc/pm.h>
22
23struct mmc_ios {
24 unsigned int clock;
25 unsigned short vdd;
26
27
28
29 unsigned char bus_mode;
30
31#define MMC_BUSMODE_OPENDRAIN 1
32#define MMC_BUSMODE_PUSHPULL 2
33
34 unsigned char chip_select;
35
36#define MMC_CS_DONTCARE 0
37#define MMC_CS_HIGH 1
38#define MMC_CS_LOW 2
39
40 unsigned char power_mode;
41
42#define MMC_POWER_OFF 0
43#define MMC_POWER_UP 1
44#define MMC_POWER_ON 2
45
46 unsigned char bus_width;
47
48#define MMC_BUS_WIDTH_1 0
49#define MMC_BUS_WIDTH_4 2
50#define MMC_BUS_WIDTH_8 3
51
52 unsigned char timing;
53
54#define MMC_TIMING_LEGACY 0
55#define MMC_TIMING_MMC_HS 1
56#define MMC_TIMING_SD_HS 2
57#define MMC_TIMING_UHS_SDR12 3
58#define MMC_TIMING_UHS_SDR25 4
59#define MMC_TIMING_UHS_SDR50 5
60#define MMC_TIMING_UHS_SDR104 6
61#define MMC_TIMING_UHS_DDR50 7
62#define MMC_TIMING_MMC_DDR52 8
63#define MMC_TIMING_MMC_HS200 9
64#define MMC_TIMING_MMC_HS400 10
65
66 unsigned char signal_voltage;
67
68#define MMC_SIGNAL_VOLTAGE_330 0
69#define MMC_SIGNAL_VOLTAGE_180 1
70#define MMC_SIGNAL_VOLTAGE_120 2
71
72 unsigned char drv_type;
73
74#define MMC_SET_DRIVER_TYPE_B 0
75#define MMC_SET_DRIVER_TYPE_A 1
76#define MMC_SET_DRIVER_TYPE_C 2
77#define MMC_SET_DRIVER_TYPE_D 3
78};
79
80struct mmc_host_ops {
81
82
83
84
85 int (*enable)(struct mmc_host *host);
86 int (*disable)(struct mmc_host *host);
87
88
89
90
91
92
93
94
95 void (*post_req)(struct mmc_host *host, struct mmc_request *req,
96 int err);
97 void (*pre_req)(struct mmc_host *host, struct mmc_request *req,
98 bool is_first_req);
99 void (*request)(struct mmc_host *host, struct mmc_request *req);
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120 void (*set_ios)(struct mmc_host *host, struct mmc_ios *ios);
121 int (*get_ro)(struct mmc_host *host);
122 int (*get_cd)(struct mmc_host *host);
123
124 void (*enable_sdio_irq)(struct mmc_host *host, int enable);
125
126
127 void (*init_card)(struct mmc_host *host, struct mmc_card *card);
128
129 int (*start_signal_voltage_switch)(struct mmc_host *host, struct mmc_ios *ios);
130
131
132 int (*card_busy)(struct mmc_host *host);
133
134
135 int (*execute_tuning)(struct mmc_host *host, u32 opcode);
136
137
138 int (*prepare_hs400_tuning)(struct mmc_host *host, struct mmc_ios *ios);
139 int (*select_drive_strength)(unsigned int max_dtr, int host_drv, int card_drv);
140 void (*hw_reset)(struct mmc_host *host);
141 void (*card_event)(struct mmc_host *host);
142};
143
144struct mmc_card;
145struct device;
146
147struct mmc_async_req {
148
149 struct mmc_request *mrq;
150
151
152
153
154 int (*err_check) (struct mmc_card *, struct mmc_async_req *);
155};
156
157
158
159
160
161
162
163
164
165
166
167
168
169struct mmc_slot {
170 int cd_irq;
171 struct mutex lock;
172 void *handler_priv;
173};
174
175
176
177
178
179
180
181
182
183struct mmc_context_info {
184 bool is_done_rcv;
185 bool is_new_req;
186 bool is_waiting_last_req;
187 wait_queue_head_t wait;
188 spinlock_t lock;
189};
190
191struct regulator;
192
193struct mmc_supply {
194 struct regulator *vmmc;
195 struct regulator *vqmmc;
196};
197
198struct mmc_host {
199 struct device *parent;
200 struct device class_dev;
201 int index;
202 const struct mmc_host_ops *ops;
203 unsigned int f_min;
204 unsigned int f_max;
205 unsigned int f_init;
206 u32 ocr_avail;
207 u32 ocr_avail_sdio;
208 u32 ocr_avail_sd;
209 u32 ocr_avail_mmc;
210 struct notifier_block pm_notify;
211 u32 max_current_330;
212 u32 max_current_300;
213 u32 max_current_180;
214
215#define MMC_VDD_165_195 0x00000080
216#define MMC_VDD_20_21 0x00000100
217#define MMC_VDD_21_22 0x00000200
218#define MMC_VDD_22_23 0x00000400
219#define MMC_VDD_23_24 0x00000800
220#define MMC_VDD_24_25 0x00001000
221#define MMC_VDD_25_26 0x00002000
222#define MMC_VDD_26_27 0x00004000
223#define MMC_VDD_27_28 0x00008000
224#define MMC_VDD_28_29 0x00010000
225#define MMC_VDD_29_30 0x00020000
226#define MMC_VDD_30_31 0x00040000
227#define MMC_VDD_31_32 0x00080000
228#define MMC_VDD_32_33 0x00100000
229#define MMC_VDD_33_34 0x00200000
230#define MMC_VDD_34_35 0x00400000
231#define MMC_VDD_35_36 0x00800000
232
233 u32 caps;
234
235#define MMC_CAP_4_BIT_DATA (1 << 0)
236#define MMC_CAP_MMC_HIGHSPEED (1 << 1)
237#define MMC_CAP_SD_HIGHSPEED (1 << 2)
238#define MMC_CAP_SDIO_IRQ (1 << 3)
239#define MMC_CAP_SPI (1 << 4)
240#define MMC_CAP_NEEDS_POLL (1 << 5)
241#define MMC_CAP_8_BIT_DATA (1 << 6)
242#define MMC_CAP_AGGRESSIVE_PM (1 << 7)
243#define MMC_CAP_NONREMOVABLE (1 << 8)
244#define MMC_CAP_WAIT_WHILE_BUSY (1 << 9)
245#define MMC_CAP_ERASE (1 << 10)
246#define MMC_CAP_1_8V_DDR (1 << 11)
247
248#define MMC_CAP_1_2V_DDR (1 << 12)
249
250#define MMC_CAP_POWER_OFF_CARD (1 << 13)
251#define MMC_CAP_BUS_WIDTH_TEST (1 << 14)
252#define MMC_CAP_UHS_SDR12 (1 << 15)
253#define MMC_CAP_UHS_SDR25 (1 << 16)
254#define MMC_CAP_UHS_SDR50 (1 << 17)
255#define MMC_CAP_UHS_SDR104 (1 << 18)
256#define MMC_CAP_UHS_DDR50 (1 << 19)
257#define MMC_CAP_RUNTIME_RESUME (1 << 20)
258#define MMC_CAP_DRIVER_TYPE_A (1 << 23)
259#define MMC_CAP_DRIVER_TYPE_C (1 << 24)
260#define MMC_CAP_DRIVER_TYPE_D (1 << 25)
261#define MMC_CAP_CMD23 (1 << 30)
262#define MMC_CAP_HW_RESET (1 << 31)
263
264 u32 caps2;
265
266#define MMC_CAP2_BOOTPART_NOACC (1 << 0)
267#define MMC_CAP2_FULL_PWR_CYCLE (1 << 2)
268#define MMC_CAP2_NO_MULTI_READ (1 << 3)
269#define MMC_CAP2_HS200_1_8V_SDR (1 << 5)
270#define MMC_CAP2_HS200_1_2V_SDR (1 << 6)
271#define MMC_CAP2_HS200 (MMC_CAP2_HS200_1_8V_SDR | \
272 MMC_CAP2_HS200_1_2V_SDR)
273#define MMC_CAP2_HC_ERASE_SZ (1 << 9)
274#define MMC_CAP2_CD_ACTIVE_HIGH (1 << 10)
275#define MMC_CAP2_RO_ACTIVE_HIGH (1 << 11)
276#define MMC_CAP2_PACKED_RD (1 << 12)
277#define MMC_CAP2_PACKED_WR (1 << 13)
278#define MMC_CAP2_PACKED_CMD (MMC_CAP2_PACKED_RD | \
279 MMC_CAP2_PACKED_WR)
280#define MMC_CAP2_NO_PRESCAN_POWERUP (1 << 14)
281#define MMC_CAP2_HS400_1_8V (1 << 15)
282#define MMC_CAP2_HS400_1_2V (1 << 16)
283#define MMC_CAP2_HS400 (MMC_CAP2_HS400_1_8V | \
284 MMC_CAP2_HS400_1_2V)
285#define MMC_CAP2_SDIO_IRQ_NOTHREAD (1 << 17)
286
287 mmc_pm_flag_t pm_caps;
288
289#ifdef CONFIG_MMC_CLKGATE
290 int clk_requests;
291 unsigned int clk_delay;
292 bool clk_gated;
293 struct delayed_work clk_gate_work;
294 unsigned int clk_old;
295 spinlock_t clk_lock;
296 struct mutex clk_gate_mutex;
297 struct device_attribute clkgate_delay_attr;
298 unsigned long clkgate_delay;
299#endif
300
301
302 unsigned int max_seg_size;
303 unsigned short max_segs;
304 unsigned short unused;
305 unsigned int max_req_size;
306 unsigned int max_blk_size;
307 unsigned int max_blk_count;
308 unsigned int max_busy_timeout;
309
310
311 spinlock_t lock;
312
313 struct mmc_ios ios;
314
315
316 unsigned int use_spi_crc:1;
317 unsigned int claimed:1;
318 unsigned int bus_dead:1;
319#ifdef CONFIG_MMC_DEBUG
320 unsigned int removed:1;
321#endif
322
323 int rescan_disable;
324 int rescan_entered;
325
326 bool trigger_card_event;
327
328 struct mmc_card *card;
329
330 wait_queue_head_t wq;
331 struct task_struct *claimer;
332 int claim_cnt;
333
334 struct delayed_work detect;
335 int detect_change;
336 struct mmc_slot slot;
337
338 const struct mmc_bus_ops *bus_ops;
339 unsigned int bus_refs;
340
341 unsigned int sdio_irqs;
342 struct task_struct *sdio_irq_thread;
343 bool sdio_irq_pending;
344 atomic_t sdio_irq_thread_abort;
345
346 mmc_pm_flag_t pm_flags;
347
348 struct led_trigger *led;
349
350#ifdef CONFIG_REGULATOR
351 bool regulator_enabled;
352#endif
353 struct mmc_supply supply;
354
355 struct dentry *debugfs_root;
356
357 struct mmc_async_req *areq;
358 struct mmc_context_info context_info;
359
360#ifdef CONFIG_FAIL_MMC_REQUEST
361 struct fault_attr fail_mmc_request;
362#endif
363
364 unsigned int actual_clock;
365
366 unsigned int slotno;
367
368 unsigned long private[0] ____cacheline_aligned;
369};
370
371struct mmc_host *mmc_alloc_host(int extra, struct device *);
372int mmc_add_host(struct mmc_host *);
373void mmc_remove_host(struct mmc_host *);
374void mmc_free_host(struct mmc_host *);
375int mmc_of_parse(struct mmc_host *host);
376
377static inline void *mmc_priv(struct mmc_host *host)
378{
379 return (void *)host->private;
380}
381
382#define mmc_host_is_spi(host) ((host)->caps & MMC_CAP_SPI)
383
384#define mmc_dev(x) ((x)->parent)
385#define mmc_classdev(x) (&(x)->class_dev)
386#define mmc_hostname(x) (dev_name(&(x)->class_dev))
387
388int mmc_power_save_host(struct mmc_host *host);
389int mmc_power_restore_host(struct mmc_host *host);
390
391void mmc_detect_change(struct mmc_host *, unsigned long delay);
392void mmc_request_done(struct mmc_host *, struct mmc_request *);
393
394static inline void mmc_signal_sdio_irq(struct mmc_host *host)
395{
396 host->ops->enable_sdio_irq(host, 0);
397 host->sdio_irq_pending = true;
398 wake_up_process(host->sdio_irq_thread);
399}
400
401void sdio_run_irqs(struct mmc_host *host);
402
403#ifdef CONFIG_REGULATOR
404int mmc_regulator_get_ocrmask(struct regulator *supply);
405int mmc_regulator_set_ocr(struct mmc_host *mmc,
406 struct regulator *supply,
407 unsigned short vdd_bit);
408#else
409static inline int mmc_regulator_get_ocrmask(struct regulator *supply)
410{
411 return 0;
412}
413
414static inline int mmc_regulator_set_ocr(struct mmc_host *mmc,
415 struct regulator *supply,
416 unsigned short vdd_bit)
417{
418 return 0;
419}
420#endif
421
422int mmc_regulator_get_supply(struct mmc_host *mmc);
423
424int mmc_pm_notify(struct notifier_block *notify_block, unsigned long, void *);
425
426static inline int mmc_card_is_removable(struct mmc_host *host)
427{
428 return !(host->caps & MMC_CAP_NONREMOVABLE);
429}
430
431static inline int mmc_card_keep_power(struct mmc_host *host)
432{
433 return host->pm_flags & MMC_PM_KEEP_POWER;
434}
435
436static inline int mmc_card_wake_sdio_irq(struct mmc_host *host)
437{
438 return host->pm_flags & MMC_PM_WAKE_SDIO_IRQ;
439}
440
441static inline int mmc_host_cmd23(struct mmc_host *host)
442{
443 return host->caps & MMC_CAP_CMD23;
444}
445
446static inline int mmc_boot_partition_access(struct mmc_host *host)
447{
448 return !(host->caps2 & MMC_CAP2_BOOTPART_NOACC);
449}
450
451static inline int mmc_host_uhs(struct mmc_host *host)
452{
453 return host->caps &
454 (MMC_CAP_UHS_SDR12 | MMC_CAP_UHS_SDR25 |
455 MMC_CAP_UHS_SDR50 | MMC_CAP_UHS_SDR104 |
456 MMC_CAP_UHS_DDR50);
457}
458
459static inline int mmc_host_packed_wr(struct mmc_host *host)
460{
461 return host->caps2 & MMC_CAP2_PACKED_WR;
462}
463
464#ifdef CONFIG_MMC_CLKGATE
465void mmc_host_clk_hold(struct mmc_host *host);
466void mmc_host_clk_release(struct mmc_host *host);
467unsigned int mmc_host_clk_rate(struct mmc_host *host);
468
469#else
470static inline void mmc_host_clk_hold(struct mmc_host *host)
471{
472}
473
474static inline void mmc_host_clk_release(struct mmc_host *host)
475{
476}
477
478static inline unsigned int mmc_host_clk_rate(struct mmc_host *host)
479{
480 return host->ios.clock;
481}
482#endif
483
484static inline int mmc_card_hs(struct mmc_card *card)
485{
486 return card->host->ios.timing == MMC_TIMING_SD_HS ||
487 card->host->ios.timing == MMC_TIMING_MMC_HS;
488}
489
490static inline int mmc_card_uhs(struct mmc_card *card)
491{
492 return card->host->ios.timing >= MMC_TIMING_UHS_SDR12 &&
493 card->host->ios.timing <= MMC_TIMING_UHS_DDR50;
494}
495
496static inline bool mmc_card_hs200(struct mmc_card *card)
497{
498 return card->host->ios.timing == MMC_TIMING_MMC_HS200;
499}
500
501static inline bool mmc_card_ddr52(struct mmc_card *card)
502{
503 return card->host->ios.timing == MMC_TIMING_MMC_DDR52;
504}
505
506static inline bool mmc_card_hs400(struct mmc_card *card)
507{
508 return card->host->ios.timing == MMC_TIMING_MMC_HS400;
509}
510
511#endif
512