1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52#ifndef MPI2_INIT_H
53#define MPI2_INIT_H
54
55
56
57
58
59
60
61
62
63
64
65typedef struct _MPI2_SCSI_IO_CDB_EEDP32 {
66 U8 CDB[20];
67 U32 PrimaryReferenceTag;
68 U16 PrimaryApplicationTag;
69 U16 PrimaryApplicationTagMask;
70 U32 TransferLength;
71} MPI2_SCSI_IO_CDB_EEDP32, *PTR_MPI2_SCSI_IO_CDB_EEDP32,
72 Mpi2ScsiIoCdbEedp32_t, *pMpi2ScsiIoCdbEedp32_t;
73
74
75typedef union _MPI2_SCSI_IO_CDB_UNION {
76 U8 CDB32[32];
77 MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
78 MPI2_SGE_SIMPLE_UNION SGE;
79} MPI2_SCSI_IO_CDB_UNION, *PTR_MPI2_SCSI_IO_CDB_UNION,
80 Mpi2ScsiIoCdb_t, *pMpi2ScsiIoCdb_t;
81
82
83typedef struct _MPI2_SCSI_IO_REQUEST {
84 U16 DevHandle;
85 U8 ChainOffset;
86 U8 Function;
87 U16 Reserved1;
88 U8 Reserved2;
89 U8 MsgFlags;
90 U8 VP_ID;
91 U8 VF_ID;
92 U16 Reserved3;
93 U32 SenseBufferLowAddress;
94 U16 SGLFlags;
95 U8 SenseBufferLength;
96 U8 Reserved4;
97 U8 SGLOffset0;
98 U8 SGLOffset1;
99 U8 SGLOffset2;
100 U8 SGLOffset3;
101 U32 SkipCount;
102 U32 DataLength;
103 U32 BidirectionalDataLength;
104 U16 IoFlags;
105 U16 EEDPFlags;
106 U32 EEDPBlockSize;
107 U32 SecondaryReferenceTag;
108 U16 SecondaryApplicationTag;
109 U16 ApplicationTagTranslationMask;
110 U8 LUN[8];
111 U32 Control;
112 MPI2_SCSI_IO_CDB_UNION CDB;
113
114#ifdef MPI2_SCSI_IO_VENDOR_UNIQUE_REGION
115 MPI2_SCSI_IO_VENDOR_UNIQUE VendorRegion;
116#endif
117
118 MPI2_SGE_IO_UNION SGL;
119
120} MPI2_SCSI_IO_REQUEST, *PTR_MPI2_SCSI_IO_REQUEST,
121 Mpi2SCSIIORequest_t, *pMpi2SCSIIORequest_t;
122
123
124
125
126#define MPI2_SCSIIO_MSGFLAGS_MASK_SENSE_ADDR (0x0C)
127#define MPI2_SCSIIO_MSGFLAGS_SYSTEM_SENSE_ADDR (0x00)
128#define MPI2_SCSIIO_MSGFLAGS_IOCDDR_SENSE_ADDR (0x04)
129#define MPI2_SCSIIO_MSGFLAGS_IOCPLB_SENSE_ADDR (0x08)
130#define MPI2_SCSIIO_MSGFLAGS_IOCPLBNTA_SENSE_ADDR (0x0C)
131
132
133
134
135#define MPI2_SCSIIO_SGLFLAGS_ADDR_MASK (0x0C)
136#define MPI2_SCSIIO_SGLFLAGS_SYSTEM_ADDR (0x00)
137#define MPI2_SCSIIO_SGLFLAGS_IOCDDR_ADDR (0x04)
138#define MPI2_SCSIIO_SGLFLAGS_IOCPLB_ADDR (0x08)
139#define MPI2_SCSIIO_SGLFLAGS_IOCPLBNTA_ADDR (0x0C)
140
141
142#define MPI2_SCSIIO_SGLFLAGS_TYPE_MASK (0x03)
143#define MPI2_SCSIIO_SGLFLAGS_TYPE_MPI (0x00)
144#define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE32 (0x01)
145#define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE64 (0x02)
146
147
148#define MPI2_SCSIIO_SGLFLAGS_SGL3_SHIFT (12)
149#define MPI2_SCSIIO_SGLFLAGS_SGL2_SHIFT (8)
150#define MPI2_SCSIIO_SGLFLAGS_SGL1_SHIFT (4)
151#define MPI2_SCSIIO_SGLFLAGS_SGL0_SHIFT (0)
152
153
154#define MPI2_SCSIIO_NUM_SGLOFFSETS (4)
155
156
157
158
159#define MPI2_SCSIIO_CDB_ADDR_MASK (0x6000)
160#define MPI2_SCSIIO_CDB_ADDR_SYSTEM (0x0000)
161#define MPI2_SCSIIO_CDB_ADDR_IOCDDR (0x2000)
162#define MPI2_SCSIIO_CDB_ADDR_IOCPLB (0x4000)
163#define MPI2_SCSIIO_CDB_ADDR_IOCPLBNTA (0x6000)
164
165#define MPI2_SCSIIO_IOFLAGS_LARGE_CDB (0x1000)
166#define MPI2_SCSIIO_IOFLAGS_BIDIRECTIONAL (0x0800)
167#define MPI2_SCSIIO_IOFLAGS_MULTICAST (0x0400)
168#define MPI2_SCSIIO_IOFLAGS_CMD_DETERMINES_DATA_DIR (0x0200)
169#define MPI2_SCSIIO_IOFLAGS_CDBLENGTH_MASK (0x01FF)
170
171
172
173#define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG (0x8000)
174#define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_REFTAG (0x4000)
175#define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_APPTAG (0x2000)
176#define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_APPTAG (0x1000)
177
178#define MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG (0x0400)
179#define MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG (0x0200)
180#define MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD (0x0100)
181
182#define MPI2_SCSIIO_EEDPFLAGS_PASSTHRU_REFTAG (0x0008)
183
184#define MPI2_SCSIIO_EEDPFLAGS_MASK_OP (0x0007)
185#define MPI2_SCSIIO_EEDPFLAGS_NOOP_OP (0x0000)
186#define MPI2_SCSIIO_EEDPFLAGS_CHECK_OP (0x0001)
187#define MPI2_SCSIIO_EEDPFLAGS_STRIP_OP (0x0002)
188#define MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP (0x0003)
189#define MPI2_SCSIIO_EEDPFLAGS_INSERT_OP (0x0004)
190#define MPI2_SCSIIO_EEDPFLAGS_REPLACE_OP (0x0006)
191#define MPI2_SCSIIO_EEDPFLAGS_CHECK_REGEN_OP (0x0007)
192
193
194
195
196#define MPI2_SCSIIO_CONTROL_ADDCDBLEN_MASK (0xFC000000)
197#define MPI2_SCSIIO_CONTROL_ADDCDBLEN_SHIFT (26)
198
199#define MPI2_SCSIIO_CONTROL_DATADIRECTION_MASK (0x03000000)
200#define MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION (24)
201#define MPI2_SCSIIO_CONTROL_NODATATRANSFER (0x00000000)
202#define MPI2_SCSIIO_CONTROL_WRITE (0x01000000)
203#define MPI2_SCSIIO_CONTROL_READ (0x02000000)
204#define MPI2_SCSIIO_CONTROL_BIDIRECTIONAL (0x03000000)
205
206#define MPI2_SCSIIO_CONTROL_TASKPRI_MASK (0x00007800)
207#define MPI2_SCSIIO_CONTROL_TASKPRI_SHIFT (11)
208
209#define MPI2_SCSIIO_CONTROL_CMDPRI_MASK (0x00007800)
210#define MPI2_SCSIIO_CONTROL_CMDPRI_SHIFT (11)
211
212#define MPI2_SCSIIO_CONTROL_TASKATTRIBUTE_MASK (0x00000700)
213#define MPI2_SCSIIO_CONTROL_SIMPLEQ (0x00000000)
214#define MPI2_SCSIIO_CONTROL_HEADOFQ (0x00000100)
215#define MPI2_SCSIIO_CONTROL_ORDEREDQ (0x00000200)
216#define MPI2_SCSIIO_CONTROL_ACAQ (0x00000400)
217
218#define MPI2_SCSIIO_CONTROL_TLR_MASK (0x000000C0)
219#define MPI2_SCSIIO_CONTROL_NO_TLR (0x00000000)
220#define MPI2_SCSIIO_CONTROL_TLR_ON (0x00000040)
221#define MPI2_SCSIIO_CONTROL_TLR_OFF (0x00000080)
222
223
224typedef union _MPI25_SCSI_IO_CDB_UNION {
225 U8 CDB32[32];
226 MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
227 MPI2_IEEE_SGE_SIMPLE64 SGE;
228} MPI25_SCSI_IO_CDB_UNION, *PTR_MPI25_SCSI_IO_CDB_UNION,
229 Mpi25ScsiIoCdb_t, *pMpi25ScsiIoCdb_t;
230
231
232typedef struct _MPI25_SCSI_IO_REQUEST {
233 U16 DevHandle;
234 U8 ChainOffset;
235 U8 Function;
236 U16 Reserved1;
237 U8 Reserved2;
238 U8 MsgFlags;
239 U8 VP_ID;
240 U8 VF_ID;
241 U16 Reserved3;
242 U32 SenseBufferLowAddress;
243 U8 DMAFlags;
244 U8 Reserved5;
245 U8 SenseBufferLength;
246 U8 Reserved4;
247 U8 SGLOffset0;
248 U8 SGLOffset1;
249 U8 SGLOffset2;
250 U8 SGLOffset3;
251 U32 SkipCount;
252 U32 DataLength;
253 U32 BidirectionalDataLength;
254 U16 IoFlags;
255 U16 EEDPFlags;
256 U16 EEDPBlockSize;
257 U16 Reserved6;
258 U32 SecondaryReferenceTag;
259 U16 SecondaryApplicationTag;
260 U16 ApplicationTagTranslationMask;
261 U8 LUN[8];
262 U32 Control;
263 MPI25_SCSI_IO_CDB_UNION CDB;
264
265#ifdef MPI25_SCSI_IO_VENDOR_UNIQUE_REGION
266 MPI25_SCSI_IO_VENDOR_UNIQUE VendorRegion;
267#endif
268
269 MPI25_SGE_IO_UNION SGL;
270
271} MPI25_SCSI_IO_REQUEST, *PTR_MPI25_SCSI_IO_REQUEST,
272 Mpi25SCSIIORequest_t, *pMpi25SCSIIORequest_t;
273
274
275
276
277
278
279
280
281
282
283#define MPI25_SCSIIO_DMAFLAGS_OP_MASK (0x0F)
284#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_D (0x00)
285#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_C (0x01)
286#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_I (0x02)
287#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_C (0x03)
288#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_I (0x04)
289#define MPI25_SCSIIO_DMAFLAGS_OP_D_D_I_I (0x05)
290#define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_C (0x06)
291#define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_I (0x07)
292#define MPI25_SCSIIO_DMAFLAGS_OP_D_C_I_I (0x08)
293#define MPI25_SCSIIO_DMAFLAGS_OP_D_I_I_I (0x09)
294#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_D (0x0A)
295#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_C (0x0B)
296#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_I (0x0C)
297#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_C (0x0D)
298#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_I (0x0E)
299#define MPI25_SCSIIO_DMAFLAGS_OP_D_H_I_I (0x0F)
300
301
302#define MPI25_SCSIIO_NUM_SGLOFFSETS (4)
303
304
305#define MPI25_SCSIIO_IOFLAGS_IO_PATH_MASK (0xC000)
306#define MPI25_SCSIIO_IOFLAGS_NORMAL_PATH (0x0000)
307#define MPI25_SCSIIO_IOFLAGS_FAST_PATH (0x4000)
308
309#define MPI25_SCSIIO_IOFLAGS_LARGE_CDB (0x1000)
310#define MPI25_SCSIIO_IOFLAGS_BIDIRECTIONAL (0x0800)
311#define MPI25_SCSIIO_IOFLAGS_CDBLENGTH_MASK (0x01FF)
312
313
314
315#define MPI25_SCSIIO_EEDPFLAGS_ESCAPE_MODE_MASK (0x00C0)
316#define MPI25_SCSIIO_EEDPFLAGS_COMPATIBLE_MODE (0x0000)
317#define MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE (0x0040)
318#define MPI25_SCSIIO_EEDPFLAGS_APPTAG_DISABLE_MODE (0x0080)
319#define MPI25_SCSIIO_EEDPFLAGS_APPTAG_REFTAG_DISABLE_MODE (0x00C0)
320
321#define MPI25_SCSIIO_EEDPFLAGS_HOST_GUARD_METHOD_MASK (0x0030)
322#define MPI25_SCSIIO_EEDPFLAGS_T10_CRC_HOST_GUARD (0x0000)
323#define MPI25_SCSIIO_EEDPFLAGS_IP_CHKSUM_HOST_GUARD (0x0010)
324
325
326
327
328
329
330
331
332
333
334typedef struct _MPI2_SCSI_IO_REPLY {
335 U16 DevHandle;
336 U8 MsgLength;
337 U8 Function;
338 U16 Reserved1;
339 U8 Reserved2;
340 U8 MsgFlags;
341 U8 VP_ID;
342 U8 VF_ID;
343 U16 Reserved3;
344 U8 SCSIStatus;
345 U8 SCSIState;
346 U16 IOCStatus;
347 U32 IOCLogInfo;
348 U32 TransferCount;
349 U32 SenseCount;
350 U32 ResponseInfo;
351 U16 TaskTag;
352 U16 SCSIStatusQualifier;
353 U32 BidirectionalTransferCount;
354 U32 EEDPErrorOffset;
355 U32 Reserved6;
356} MPI2_SCSI_IO_REPLY, *PTR_MPI2_SCSI_IO_REPLY,
357 Mpi2SCSIIOReply_t, *pMpi2SCSIIOReply_t;
358
359
360
361#define MPI2_SCSI_STATUS_GOOD (0x00)
362#define MPI2_SCSI_STATUS_CHECK_CONDITION (0x02)
363#define MPI2_SCSI_STATUS_CONDITION_MET (0x04)
364#define MPI2_SCSI_STATUS_BUSY (0x08)
365#define MPI2_SCSI_STATUS_INTERMEDIATE (0x10)
366#define MPI2_SCSI_STATUS_INTERMEDIATE_CONDMET (0x14)
367#define MPI2_SCSI_STATUS_RESERVATION_CONFLICT (0x18)
368#define MPI2_SCSI_STATUS_COMMAND_TERMINATED (0x22)
369#define MPI2_SCSI_STATUS_TASK_SET_FULL (0x28)
370#define MPI2_SCSI_STATUS_ACA_ACTIVE (0x30)
371#define MPI2_SCSI_STATUS_TASK_ABORTED (0x40)
372
373
374
375#define MPI2_SCSI_STATE_RESPONSE_INFO_VALID (0x10)
376#define MPI2_SCSI_STATE_TERMINATED (0x08)
377#define MPI2_SCSI_STATE_NO_SCSI_STATUS (0x04)
378#define MPI2_SCSI_STATE_AUTOSENSE_FAILED (0x02)
379#define MPI2_SCSI_STATE_AUTOSENSE_VALID (0x01)
380
381
382
383#define MPI2_SCSI_RI_MASK_REASONCODE (0x000000FF)
384#define MPI2_SCSI_RI_SHIFT_REASONCODE (0)
385
386#define MPI2_SCSI_TASKTAG_UNKNOWN (0xFFFF)
387
388
389
390
391
392
393typedef struct _MPI2_SCSI_TASK_MANAGE_REQUEST {
394 U16 DevHandle;
395 U8 ChainOffset;
396 U8 Function;
397 U8 Reserved1;
398 U8 TaskType;
399 U8 Reserved2;
400 U8 MsgFlags;
401 U8 VP_ID;
402 U8 VF_ID;
403 U16 Reserved3;
404 U8 LUN[8];
405 U32 Reserved4[7];
406 U16 TaskMID;
407 U16 Reserved5;
408} MPI2_SCSI_TASK_MANAGE_REQUEST,
409 *PTR_MPI2_SCSI_TASK_MANAGE_REQUEST,
410 Mpi2SCSITaskManagementRequest_t,
411 *pMpi2SCSITaskManagementRequest_t;
412
413
414
415#define MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK (0x01)
416#define MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET (0x02)
417#define MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET (0x03)
418#define MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET (0x05)
419#define MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET (0x06)
420#define MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK (0x07)
421#define MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA (0x08)
422#define MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET (0x09)
423#define MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT (0x0A)
424
425
426#define MPI2_SCSITASKMGMT_TASKTYPE_QRY_UNIT_ATTENTION \
427 (MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT)
428
429
430
431#define MPI2_SCSITASKMGMT_MSGFLAGS_MASK_TARGET_RESET (0x18)
432#define MPI2_SCSITASKMGMT_MSGFLAGS_LINK_RESET (0x00)
433#define MPI2_SCSITASKMGMT_MSGFLAGS_NEXUS_RESET_SRST (0x08)
434#define MPI2_SCSITASKMGMT_MSGFLAGS_SAS_HARD_LINK_RESET (0x10)
435
436#define MPI2_SCSITASKMGMT_MSGFLAGS_DO_NOT_SEND_TASK_IU (0x01)
437
438
439typedef struct _MPI2_SCSI_TASK_MANAGE_REPLY {
440 U16 DevHandle;
441 U8 MsgLength;
442 U8 Function;
443 U8 ResponseCode;
444 U8 TaskType;
445 U8 Reserved1;
446 U8 MsgFlags;
447 U8 VP_ID;
448 U8 VF_ID;
449 U16 Reserved2;
450 U16 Reserved3;
451 U16 IOCStatus;
452 U32 IOCLogInfo;
453 U32 TerminationCount;
454 U32 ResponseInfo;
455} MPI2_SCSI_TASK_MANAGE_REPLY,
456 *PTR_MPI2_SCSI_TASK_MANAGE_REPLY,
457 Mpi2SCSITaskManagementReply_t, *pMpi2SCSIManagementReply_t;
458
459
460
461#define MPI2_SCSITASKMGMT_RSP_TM_COMPLETE (0x00)
462#define MPI2_SCSITASKMGMT_RSP_INVALID_FRAME (0x02)
463#define MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED (0x04)
464#define MPI2_SCSITASKMGMT_RSP_TM_FAILED (0x05)
465#define MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED (0x08)
466#define MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN (0x09)
467#define MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG (0x0A)
468#define MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC (0x80)
469
470
471
472#define MPI2_SCSITASKMGMT_RI_MASK_REASONCODE (0x000000FF)
473#define MPI2_SCSITASKMGMT_RI_SHIFT_REASONCODE (0)
474#define MPI2_SCSITASKMGMT_RI_MASK_ARI2 (0x0000FF00)
475#define MPI2_SCSITASKMGMT_RI_SHIFT_ARI2 (8)
476#define MPI2_SCSITASKMGMT_RI_MASK_ARI1 (0x00FF0000)
477#define MPI2_SCSITASKMGMT_RI_SHIFT_ARI1 (16)
478#define MPI2_SCSITASKMGMT_RI_MASK_ARI0 (0xFF000000)
479#define MPI2_SCSITASKMGMT_RI_SHIFT_ARI0 (24)
480
481
482
483
484
485
486typedef struct _MPI2_SEP_REQUEST {
487 U16 DevHandle;
488 U8 ChainOffset;
489 U8 Function;
490 U8 Action;
491 U8 Flags;
492 U8 Reserved1;
493 U8 MsgFlags;
494 U8 VP_ID;
495 U8 VF_ID;
496 U16 Reserved2;
497 U32 SlotStatus;
498 U32 Reserved3;
499 U32 Reserved4;
500 U32 Reserved5;
501 U16 Slot;
502 U16 EnclosureHandle;
503} MPI2_SEP_REQUEST, *PTR_MPI2_SEP_REQUEST,
504 Mpi2SepRequest_t, *pMpi2SepRequest_t;
505
506
507#define MPI2_SEP_REQ_ACTION_WRITE_STATUS (0x00)
508#define MPI2_SEP_REQ_ACTION_READ_STATUS (0x01)
509
510
511#define MPI2_SEP_REQ_FLAGS_DEVHANDLE_ADDRESS (0x00)
512#define MPI2_SEP_REQ_FLAGS_ENCLOSURE_SLOT_ADDRESS (0x01)
513
514
515#define MPI2_SEP_REQ_SLOTSTATUS_REQUEST_REMOVE (0x00040000)
516#define MPI2_SEP_REQ_SLOTSTATUS_IDENTIFY_REQUEST (0x00020000)
517#define MPI2_SEP_REQ_SLOTSTATUS_REBUILD_STOPPED (0x00000200)
518#define MPI2_SEP_REQ_SLOTSTATUS_HOT_SPARE (0x00000100)
519#define MPI2_SEP_REQ_SLOTSTATUS_UNCONFIGURED (0x00000080)
520#define MPI2_SEP_REQ_SLOTSTATUS_PREDICTED_FAULT (0x00000040)
521#define MPI2_SEP_REQ_SLOTSTATUS_IN_CRITICAL_ARRAY (0x00000010)
522#define MPI2_SEP_REQ_SLOTSTATUS_IN_FAILED_ARRAY (0x00000008)
523#define MPI2_SEP_REQ_SLOTSTATUS_DEV_REBUILDING (0x00000004)
524#define MPI2_SEP_REQ_SLOTSTATUS_DEV_FAULTY (0x00000002)
525#define MPI2_SEP_REQ_SLOTSTATUS_NO_ERROR (0x00000001)
526
527
528typedef struct _MPI2_SEP_REPLY {
529 U16 DevHandle;
530 U8 MsgLength;
531 U8 Function;
532 U8 Action;
533 U8 Flags;
534 U8 Reserved1;
535 U8 MsgFlags;
536 U8 VP_ID;
537 U8 VF_ID;
538 U16 Reserved2;
539 U16 Reserved3;
540 U16 IOCStatus;
541 U32 IOCLogInfo;
542 U32 SlotStatus;
543 U32 Reserved4;
544 U16 Slot;
545 U16 EnclosureHandle;
546} MPI2_SEP_REPLY, *PTR_MPI2_SEP_REPLY,
547 Mpi2SepReply_t, *pMpi2SepReply_t;
548
549
550#define MPI2_SEP_REPLY_SLOTSTATUS_REMOVE_READY (0x00040000)
551#define MPI2_SEP_REPLY_SLOTSTATUS_IDENTIFY_REQUEST (0x00020000)
552#define MPI2_SEP_REPLY_SLOTSTATUS_REBUILD_STOPPED (0x00000200)
553#define MPI2_SEP_REPLY_SLOTSTATUS_HOT_SPARE (0x00000100)
554#define MPI2_SEP_REPLY_SLOTSTATUS_UNCONFIGURED (0x00000080)
555#define MPI2_SEP_REPLY_SLOTSTATUS_PREDICTED_FAULT (0x00000040)
556#define MPI2_SEP_REPLY_SLOTSTATUS_IN_CRITICAL_ARRAY (0x00000010)
557#define MPI2_SEP_REPLY_SLOTSTATUS_IN_FAILED_ARRAY (0x00000008)
558#define MPI2_SEP_REPLY_SLOTSTATUS_DEV_REBUILDING (0x00000004)
559#define MPI2_SEP_REPLY_SLOTSTATUS_DEV_FAULTY (0x00000002)
560#define MPI2_SEP_REPLY_SLOTSTATUS_NO_ERROR (0x00000001)
561
562#endif
563