1
2
3
4
5
6
7
8
9
10#include <linux/gpio.h>
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/platform_device.h>
14#include <linux/pci.h>
15#include <linux/irq.h>
16#include <linux/mtd/physmap.h>
17#include <linux/mv643xx_eth.h>
18#include <linux/ethtool.h>
19#include <net/dsa.h>
20#include <asm/mach-types.h>
21#include <asm/mach/arch.h>
22#include <asm/mach/pci.h>
23#include <mach/orion5x.h>
24#include "common.h"
25#include "mpp.h"
26
27
28
29
30
31
32
33#define RD88F5181L_FXO_NOR_BOOT_BASE 0xff800000
34#define RD88F5181L_FXO_NOR_BOOT_SIZE SZ_8M
35
36
37
38
39
40static struct physmap_flash_data rd88f5181l_fxo_nor_boot_flash_data = {
41 .width = 1,
42};
43
44static struct resource rd88f5181l_fxo_nor_boot_flash_resource = {
45 .flags = IORESOURCE_MEM,
46 .start = RD88F5181L_FXO_NOR_BOOT_BASE,
47 .end = RD88F5181L_FXO_NOR_BOOT_BASE +
48 RD88F5181L_FXO_NOR_BOOT_SIZE - 1,
49};
50
51static struct platform_device rd88f5181l_fxo_nor_boot_flash = {
52 .name = "physmap-flash",
53 .id = 0,
54 .dev = {
55 .platform_data = &rd88f5181l_fxo_nor_boot_flash_data,
56 },
57 .num_resources = 1,
58 .resource = &rd88f5181l_fxo_nor_boot_flash_resource,
59};
60
61
62
63
64
65static unsigned int rd88f5181l_fxo_mpp_modes[] __initdata = {
66 MPP0_GPIO,
67 MPP1_GPIO,
68 MPP2_GPIO,
69 MPP3_GPIO,
70 MPP4_GPIO,
71 MPP5_GPIO,
72 MPP6_PCI_CLK,
73 MPP7_PCI_CLK,
74 MPP8_GPIO,
75 MPP9_GPIO,
76 MPP10_GPIO,
77 MPP11_GPIO,
78 MPP12_GIGE,
79 MPP13_GIGE,
80 MPP14_GIGE,
81 MPP15_GIGE,
82 MPP16_GIGE,
83 MPP17_GIGE,
84 MPP18_GIGE,
85 MPP19_GIGE,
86 0,
87};
88
89static struct mv643xx_eth_platform_data rd88f5181l_fxo_eth_data = {
90 .phy_addr = MV643XX_ETH_PHY_NONE,
91 .speed = SPEED_1000,
92 .duplex = DUPLEX_FULL,
93};
94
95static struct dsa_chip_data rd88f5181l_fxo_switch_chip_data = {
96 .port_names[0] = "lan2",
97 .port_names[1] = "lan1",
98 .port_names[2] = "wan",
99 .port_names[3] = "cpu",
100 .port_names[5] = "lan4",
101 .port_names[7] = "lan3",
102};
103
104static struct dsa_platform_data rd88f5181l_fxo_switch_plat_data = {
105 .nr_chips = 1,
106 .chip = &rd88f5181l_fxo_switch_chip_data,
107};
108
109static void __init rd88f5181l_fxo_init(void)
110{
111
112
113
114 orion5x_init();
115
116 orion5x_mpp_conf(rd88f5181l_fxo_mpp_modes);
117
118
119
120
121 orion5x_ehci0_init();
122 orion5x_eth_init(&rd88f5181l_fxo_eth_data);
123 orion5x_eth_switch_init(&rd88f5181l_fxo_switch_plat_data, NO_IRQ);
124 orion5x_uart0_init();
125
126 mvebu_mbus_add_window_by_id(ORION_MBUS_DEVBUS_BOOT_TARGET,
127 ORION_MBUS_DEVBUS_BOOT_ATTR,
128 RD88F5181L_FXO_NOR_BOOT_BASE,
129 RD88F5181L_FXO_NOR_BOOT_SIZE);
130 platform_device_register(&rd88f5181l_fxo_nor_boot_flash);
131}
132
133static int __init
134rd88f5181l_fxo_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
135{
136 int irq;
137
138
139
140
141 irq = orion5x_pci_map_irq(dev, slot, pin);
142 if (irq != -1)
143 return irq;
144
145
146
147
148 return gpio_to_irq(1);
149}
150
151static struct hw_pci rd88f5181l_fxo_pci __initdata = {
152 .nr_controllers = 2,
153 .setup = orion5x_pci_sys_setup,
154 .scan = orion5x_pci_sys_scan_bus,
155 .map_irq = rd88f5181l_fxo_pci_map_irq,
156};
157
158static int __init rd88f5181l_fxo_pci_init(void)
159{
160 if (machine_is_rd88f5181l_fxo()) {
161 orion5x_pci_set_cardbus_mode();
162 pci_common_init(&rd88f5181l_fxo_pci);
163 }
164
165 return 0;
166}
167subsys_initcall(rd88f5181l_fxo_pci_init);
168
169MACHINE_START(RD88F5181L_FXO, "Marvell Orion-VoIP FXO Reference Design")
170
171 .atag_offset = 0x100,
172 .init_machine = rd88f5181l_fxo_init,
173 .map_io = orion5x_map_io,
174 .init_early = orion5x_init_early,
175 .init_irq = orion5x_init_irq,
176 .init_time = orion5x_timer_init,
177 .fixup = tag_fixup_mem32,
178 .restart = orion5x_restart,
179MACHINE_END
180
