1#ifndef _ASM_IA64_TLB_H
2#define _ASM_IA64_TLB_H
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40#include <linux/mm.h>
41#include <linux/pagemap.h>
42#include <linux/swap.h>
43
44#include <asm/pgalloc.h>
45#include <asm/processor.h>
46#include <asm/tlbflush.h>
47#include <asm/machvec.h>
48
49
50
51
52
53#define IA64_GATHER_BUNDLE 8
54
55struct mmu_gather {
56 struct mm_struct *mm;
57 unsigned int nr;
58 unsigned int max;
59 unsigned char fullmm;
60 unsigned char need_flush;
61 unsigned long start, end;
62 unsigned long start_addr;
63 unsigned long end_addr;
64 struct page **pages;
65 struct page *local[IA64_GATHER_BUNDLE];
66};
67
68struct ia64_tr_entry {
69 u64 ifa;
70 u64 itir;
71 u64 pte;
72 u64 rr;
73};
74
75extern int ia64_itr_entry(u64 target_mask, u64 va, u64 pte, u64 log_size);
76extern void ia64_ptr_entry(u64 target_mask, int slot);
77
78extern struct ia64_tr_entry *ia64_idtrs[NR_CPUS];
79
80
81
82
83#define RR_TO_VE(val) (((val) >> 0) & 0x0000000000000001)
84#define RR_VE(val) (((val) & 0x0000000000000001) << 0)
85#define RR_VE_MASK 0x0000000000000001L
86#define RR_VE_SHIFT 0
87#define RR_TO_PS(val) (((val) >> 2) & 0x000000000000003f)
88#define RR_PS(val) (((val) & 0x000000000000003f) << 2)
89#define RR_PS_MASK 0x00000000000000fcL
90#define RR_PS_SHIFT 2
91#define RR_RID_MASK 0x00000000ffffff00L
92#define RR_TO_RID(val) ((val >> 8) & 0xffffff)
93
94static inline void
95ia64_tlb_flush_mmu_tlbonly(struct mmu_gather *tlb, unsigned long start, unsigned long end)
96{
97 tlb->need_flush = 0;
98
99 if (tlb->fullmm) {
100
101
102
103
104
105 flush_tlb_mm(tlb->mm);
106 } else if (unlikely (end - start >= 1024*1024*1024*1024UL
107 || REGION_NUMBER(start) != REGION_NUMBER(end - 1)))
108 {
109
110
111
112
113
114 flush_tlb_all();
115 } else {
116
117
118
119
120 struct vm_area_struct vma;
121
122 vma.vm_mm = tlb->mm;
123
124 flush_tlb_range(&vma, start, end);
125
126 flush_tlb_range(&vma, ia64_thash(start), ia64_thash(end));
127 }
128
129}
130
131static inline void
132ia64_tlb_flush_mmu_free(struct mmu_gather *tlb)
133{
134 unsigned long i;
135 unsigned int nr;
136
137
138 nr = tlb->nr;
139
140 tlb->nr = 0;
141 tlb->start_addr = ~0UL;
142 for (i = 0; i < nr; ++i)
143 free_page_and_swap_cache(tlb->pages[i]);
144}
145
146
147
148
149
150static inline void
151ia64_tlb_flush_mmu (struct mmu_gather *tlb, unsigned long start, unsigned long end)
152{
153 if (!tlb->need_flush)
154 return;
155 ia64_tlb_flush_mmu_tlbonly(tlb, start, end);
156 ia64_tlb_flush_mmu_free(tlb);
157}
158
159static inline void __tlb_alloc_page(struct mmu_gather *tlb)
160{
161 unsigned long addr = __get_free_pages(GFP_NOWAIT | __GFP_NOWARN, 0);
162
163 if (addr) {
164 tlb->pages = (void *)addr;
165 tlb->max = PAGE_SIZE / sizeof(void *);
166 }
167}
168
169
170static inline void
171tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm, unsigned long start, unsigned long end)
172{
173 tlb->mm = mm;
174 tlb->max = ARRAY_SIZE(tlb->local);
175 tlb->pages = tlb->local;
176 tlb->nr = 0;
177 tlb->fullmm = !(start | (end+1));
178 tlb->start = start;
179 tlb->end = end;
180 tlb->start_addr = ~0UL;
181}
182
183
184
185
186
187static inline void
188tlb_finish_mmu(struct mmu_gather *tlb, unsigned long start, unsigned long end)
189{
190
191
192
193
194 ia64_tlb_flush_mmu(tlb, start, end);
195
196
197 check_pgt_cache();
198
199 if (tlb->pages != tlb->local)
200 free_pages((unsigned long)tlb->pages, 0);
201}
202
203
204
205
206
207
208static inline int __tlb_remove_page(struct mmu_gather *tlb, struct page *page)
209{
210 tlb->need_flush = 1;
211
212 if (!tlb->nr && tlb->pages == tlb->local)
213 __tlb_alloc_page(tlb);
214
215 tlb->pages[tlb->nr++] = page;
216 VM_BUG_ON(tlb->nr > tlb->max);
217
218 return tlb->max - tlb->nr;
219}
220
221static inline void tlb_flush_mmu_tlbonly(struct mmu_gather *tlb)
222{
223 ia64_tlb_flush_mmu_tlbonly(tlb, tlb->start_addr, tlb->end_addr);
224}
225
226static inline void tlb_flush_mmu_free(struct mmu_gather *tlb)
227{
228 ia64_tlb_flush_mmu_free(tlb);
229}
230
231static inline void tlb_flush_mmu(struct mmu_gather *tlb)
232{
233 ia64_tlb_flush_mmu(tlb, tlb->start_addr, tlb->end_addr);
234}
235
236static inline void tlb_remove_page(struct mmu_gather *tlb, struct page *page)
237{
238 if (!__tlb_remove_page(tlb, page))
239 tlb_flush_mmu(tlb);
240}
241
242
243
244
245
246static inline void
247__tlb_remove_tlb_entry (struct mmu_gather *tlb, pte_t *ptep, unsigned long address)
248{
249 if (tlb->start_addr == ~0UL)
250 tlb->start_addr = address;
251 tlb->end_addr = address + PAGE_SIZE;
252}
253
254#define tlb_migrate_finish(mm) platform_tlb_migrate_finish(mm)
255
256#define tlb_start_vma(tlb, vma) do { } while (0)
257#define tlb_end_vma(tlb, vma) do { } while (0)
258
259#define tlb_remove_tlb_entry(tlb, ptep, addr) \
260do { \
261 tlb->need_flush = 1; \
262 __tlb_remove_tlb_entry(tlb, ptep, addr); \
263} while (0)
264
265#define pte_free_tlb(tlb, ptep, address) \
266do { \
267 tlb->need_flush = 1; \
268 __pte_free_tlb(tlb, ptep, address); \
269} while (0)
270
271#define pmd_free_tlb(tlb, ptep, address) \
272do { \
273 tlb->need_flush = 1; \
274 __pmd_free_tlb(tlb, ptep, address); \
275} while (0)
276
277#define pud_free_tlb(tlb, pudp, address) \
278do { \
279 tlb->need_flush = 1; \
280 __pud_free_tlb(tlb, pudp, address); \
281} while (0)
282
283#endif
284