1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23#include <linux/kernel.h>
24#include <linux/module.h>
25#include <linux/delay.h>
26#include <linux/init.h>
27#include <linux/errno.h>
28#include <linux/sched.h>
29#include <linux/i2c.h>
30#include <drm/drm_dp_helper.h>
31#include <drm/drmP.h>
32
33
34
35
36
37
38
39
40
41
42
43static u8 dp_link_status(const u8 link_status[DP_LINK_STATUS_SIZE], int r)
44{
45 return link_status[r - DP_LANE0_1_STATUS];
46}
47
48static u8 dp_get_lane_status(const u8 link_status[DP_LINK_STATUS_SIZE],
49 int lane)
50{
51 int i = DP_LANE0_1_STATUS + (lane >> 1);
52 int s = (lane & 1) * 4;
53 u8 l = dp_link_status(link_status, i);
54 return (l >> s) & 0xf;
55}
56
57bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
58 int lane_count)
59{
60 u8 lane_align;
61 u8 lane_status;
62 int lane;
63
64 lane_align = dp_link_status(link_status,
65 DP_LANE_ALIGN_STATUS_UPDATED);
66 if ((lane_align & DP_INTERLANE_ALIGN_DONE) == 0)
67 return false;
68 for (lane = 0; lane < lane_count; lane++) {
69 lane_status = dp_get_lane_status(link_status, lane);
70 if ((lane_status & DP_CHANNEL_EQ_BITS) != DP_CHANNEL_EQ_BITS)
71 return false;
72 }
73 return true;
74}
75EXPORT_SYMBOL(drm_dp_channel_eq_ok);
76
77bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
78 int lane_count)
79{
80 int lane;
81 u8 lane_status;
82
83 for (lane = 0; lane < lane_count; lane++) {
84 lane_status = dp_get_lane_status(link_status, lane);
85 if ((lane_status & DP_LANE_CR_DONE) == 0)
86 return false;
87 }
88 return true;
89}
90EXPORT_SYMBOL(drm_dp_clock_recovery_ok);
91
92u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE],
93 int lane)
94{
95 int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1);
96 int s = ((lane & 1) ?
97 DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT :
98 DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT);
99 u8 l = dp_link_status(link_status, i);
100
101 return ((l >> s) & 0x3) << DP_TRAIN_VOLTAGE_SWING_SHIFT;
102}
103EXPORT_SYMBOL(drm_dp_get_adjust_request_voltage);
104
105u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE],
106 int lane)
107{
108 int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1);
109 int s = ((lane & 1) ?
110 DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT :
111 DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT);
112 u8 l = dp_link_status(link_status, i);
113
114 return ((l >> s) & 0x3) << DP_TRAIN_PRE_EMPHASIS_SHIFT;
115}
116EXPORT_SYMBOL(drm_dp_get_adjust_request_pre_emphasis);
117
118void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) {
119 if (dpcd[DP_TRAINING_AUX_RD_INTERVAL] == 0)
120 udelay(100);
121 else
122 mdelay(dpcd[DP_TRAINING_AUX_RD_INTERVAL] * 4);
123}
124EXPORT_SYMBOL(drm_dp_link_train_clock_recovery_delay);
125
126void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) {
127 if (dpcd[DP_TRAINING_AUX_RD_INTERVAL] == 0)
128 udelay(400);
129 else
130 mdelay(dpcd[DP_TRAINING_AUX_RD_INTERVAL] * 4);
131}
132EXPORT_SYMBOL(drm_dp_link_train_channel_eq_delay);
133
134u8 drm_dp_link_rate_to_bw_code(int link_rate)
135{
136 switch (link_rate) {
137 case 162000:
138 default:
139 return DP_LINK_BW_1_62;
140 case 270000:
141 return DP_LINK_BW_2_7;
142 case 540000:
143 return DP_LINK_BW_5_4;
144 }
145}
146EXPORT_SYMBOL(drm_dp_link_rate_to_bw_code);
147
148int drm_dp_bw_code_to_link_rate(u8 link_bw)
149{
150 switch (link_bw) {
151 case DP_LINK_BW_1_62:
152 default:
153 return 162000;
154 case DP_LINK_BW_2_7:
155 return 270000;
156 case DP_LINK_BW_5_4:
157 return 540000;
158 }
159}
160EXPORT_SYMBOL(drm_dp_bw_code_to_link_rate);
161
162
163
164
165
166
167
168
169
170
171
172
173
174static int drm_dp_dpcd_access(struct drm_dp_aux *aux, u8 request,
175 unsigned int offset, void *buffer, size_t size)
176{
177 struct drm_dp_aux_msg msg;
178 unsigned int retry;
179 int err;
180
181 memset(&msg, 0, sizeof(msg));
182 msg.address = offset;
183 msg.request = request;
184 msg.buffer = buffer;
185 msg.size = size;
186
187
188
189
190
191
192
193 for (retry = 0; retry < 32; retry++) {
194
195 mutex_lock(&aux->hw_mutex);
196 err = aux->transfer(aux, &msg);
197 mutex_unlock(&aux->hw_mutex);
198 if (err < 0) {
199 if (err == -EBUSY)
200 continue;
201
202 return err;
203 }
204
205
206 switch (msg.reply & DP_AUX_NATIVE_REPLY_MASK) {
207 case DP_AUX_NATIVE_REPLY_ACK:
208 if (err < size)
209 return -EPROTO;
210 return err;
211
212 case DP_AUX_NATIVE_REPLY_NACK:
213 return -EIO;
214
215 case DP_AUX_NATIVE_REPLY_DEFER:
216 usleep_range(400, 500);
217 break;
218 }
219 }
220
221 DRM_DEBUG_KMS("too many retries, giving up\n");
222 return -EIO;
223}
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239ssize_t drm_dp_dpcd_read(struct drm_dp_aux *aux, unsigned int offset,
240 void *buffer, size_t size)
241{
242 return drm_dp_dpcd_access(aux, DP_AUX_NATIVE_READ, offset, buffer,
243 size);
244}
245EXPORT_SYMBOL(drm_dp_dpcd_read);
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261ssize_t drm_dp_dpcd_write(struct drm_dp_aux *aux, unsigned int offset,
262 void *buffer, size_t size)
263{
264 return drm_dp_dpcd_access(aux, DP_AUX_NATIVE_WRITE, offset, buffer,
265 size);
266}
267EXPORT_SYMBOL(drm_dp_dpcd_write);
268
269
270
271
272
273
274
275
276
277int drm_dp_dpcd_read_link_status(struct drm_dp_aux *aux,
278 u8 status[DP_LINK_STATUS_SIZE])
279{
280 return drm_dp_dpcd_read(aux, DP_LANE0_1_STATUS, status,
281 DP_LINK_STATUS_SIZE);
282}
283EXPORT_SYMBOL(drm_dp_dpcd_read_link_status);
284
285
286
287
288
289
290
291
292
293
294
295
296int drm_dp_link_probe(struct drm_dp_aux *aux, struct drm_dp_link *link)
297{
298 u8 values[3];
299 int err;
300
301 memset(link, 0, sizeof(*link));
302
303 err = drm_dp_dpcd_read(aux, DP_DPCD_REV, values, sizeof(values));
304 if (err < 0)
305 return err;
306
307 link->revision = values[0];
308 link->rate = drm_dp_bw_code_to_link_rate(values[1]);
309 link->num_lanes = values[2] & DP_MAX_LANE_COUNT_MASK;
310
311 if (values[2] & DP_ENHANCED_FRAME_CAP)
312 link->capabilities |= DP_LINK_CAP_ENHANCED_FRAMING;
313
314 return 0;
315}
316EXPORT_SYMBOL(drm_dp_link_probe);
317
318
319
320
321
322
323
324
325int drm_dp_link_power_up(struct drm_dp_aux *aux, struct drm_dp_link *link)
326{
327 u8 value;
328 int err;
329
330
331 if (link->revision < 0x11)
332 return 0;
333
334 err = drm_dp_dpcd_readb(aux, DP_SET_POWER, &value);
335 if (err < 0)
336 return err;
337
338 value &= ~DP_SET_POWER_MASK;
339 value |= DP_SET_POWER_D0;
340
341 err = drm_dp_dpcd_writeb(aux, DP_SET_POWER, value);
342 if (err < 0)
343 return err;
344
345
346
347
348
349
350 usleep_range(1000, 2000);
351
352 return 0;
353}
354EXPORT_SYMBOL(drm_dp_link_power_up);
355
356
357
358
359
360
361
362
363int drm_dp_link_configure(struct drm_dp_aux *aux, struct drm_dp_link *link)
364{
365 u8 values[2];
366 int err;
367
368 values[0] = drm_dp_link_rate_to_bw_code(link->rate);
369 values[1] = link->num_lanes;
370
371 if (link->capabilities & DP_LINK_CAP_ENHANCED_FRAMING)
372 values[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
373
374 err = drm_dp_dpcd_write(aux, DP_LINK_BW_SET, values, sizeof(values));
375 if (err < 0)
376 return err;
377
378 return 0;
379}
380EXPORT_SYMBOL(drm_dp_link_configure);
381
382
383
384
385
386static u32 drm_dp_i2c_functionality(struct i2c_adapter *adapter)
387{
388 return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL |
389 I2C_FUNC_SMBUS_READ_BLOCK_DATA |
390 I2C_FUNC_SMBUS_BLOCK_PROC_CALL |
391 I2C_FUNC_10BIT_ADDR;
392}
393
394
395
396
397
398
399
400static int drm_dp_i2c_do_msg(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg)
401{
402 unsigned int retry;
403 int err;
404
405
406
407
408
409
410 for (retry = 0; retry < 7; retry++) {
411 mutex_lock(&aux->hw_mutex);
412 err = aux->transfer(aux, msg);
413 mutex_unlock(&aux->hw_mutex);
414 if (err < 0) {
415 if (err == -EBUSY)
416 continue;
417
418 DRM_DEBUG_KMS("transaction failed: %d\n", err);
419 return err;
420 }
421
422
423 switch (msg->reply & DP_AUX_NATIVE_REPLY_MASK) {
424 case DP_AUX_NATIVE_REPLY_ACK:
425
426
427
428
429 break;
430
431 case DP_AUX_NATIVE_REPLY_NACK:
432 DRM_DEBUG_KMS("native nack\n");
433 return -EREMOTEIO;
434
435 case DP_AUX_NATIVE_REPLY_DEFER:
436 DRM_DEBUG_KMS("native defer");
437
438
439
440
441
442
443
444
445
446 usleep_range(500, 600);
447 continue;
448
449 default:
450 DRM_ERROR("invalid native reply %#04x\n", msg->reply);
451 return -EREMOTEIO;
452 }
453
454 switch (msg->reply & DP_AUX_I2C_REPLY_MASK) {
455 case DP_AUX_I2C_REPLY_ACK:
456
457
458
459
460 if (err < msg->size)
461 return -EPROTO;
462 return 0;
463
464 case DP_AUX_I2C_REPLY_NACK:
465 DRM_DEBUG_KMS("I2C nack\n");
466 aux->i2c_nack_count++;
467 return -EREMOTEIO;
468
469 case DP_AUX_I2C_REPLY_DEFER:
470 DRM_DEBUG_KMS("I2C defer\n");
471 aux->i2c_defer_count++;
472 usleep_range(400, 500);
473 continue;
474
475 default:
476 DRM_ERROR("invalid I2C reply %#04x\n", msg->reply);
477 return -EREMOTEIO;
478 }
479 }
480
481 DRM_DEBUG_KMS("too many retries, giving up\n");
482 return -EREMOTEIO;
483}
484
485static int drm_dp_i2c_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs,
486 int num)
487{
488 struct drm_dp_aux *aux = adapter->algo_data;
489 unsigned int i, j;
490 struct drm_dp_aux_msg msg;
491 int err = 0;
492
493 memset(&msg, 0, sizeof(msg));
494
495 for (i = 0; i < num; i++) {
496 msg.address = msgs[i].addr;
497 msg.request = (msgs[i].flags & I2C_M_RD) ?
498 DP_AUX_I2C_READ :
499 DP_AUX_I2C_WRITE;
500 msg.request |= DP_AUX_I2C_MOT;
501
502
503
504
505 msg.buffer = NULL;
506 msg.size = 0;
507 err = drm_dp_i2c_do_msg(aux, &msg);
508 if (err < 0)
509 break;
510
511
512
513
514
515
516
517 for (j = 0; j < msgs[i].len; j++) {
518 msg.buffer = msgs[i].buf + j;
519 msg.size = 1;
520
521 err = drm_dp_i2c_do_msg(aux, &msg);
522 if (err < 0)
523 break;
524 }
525 if (err < 0)
526 break;
527 }
528 if (err >= 0)
529 err = num;
530
531
532
533
534 msg.request &= ~DP_AUX_I2C_MOT;
535 msg.buffer = NULL;
536 msg.size = 0;
537 (void)drm_dp_i2c_do_msg(aux, &msg);
538
539 return err;
540}
541
542static const struct i2c_algorithm drm_dp_i2c_algo = {
543 .functionality = drm_dp_i2c_functionality,
544 .master_xfer = drm_dp_i2c_xfer,
545};
546
547
548
549
550
551
552
553int drm_dp_aux_register(struct drm_dp_aux *aux)
554{
555 mutex_init(&aux->hw_mutex);
556
557 aux->ddc.algo = &drm_dp_i2c_algo;
558 aux->ddc.algo_data = aux;
559 aux->ddc.retries = 3;
560
561 aux->ddc.class = I2C_CLASS_DDC;
562 aux->ddc.owner = THIS_MODULE;
563 aux->ddc.dev.parent = aux->dev;
564 aux->ddc.dev.of_node = aux->dev->of_node;
565
566 strlcpy(aux->ddc.name, aux->name ? aux->name : dev_name(aux->dev),
567 sizeof(aux->ddc.name));
568
569 return i2c_add_adapter(&aux->ddc);
570}
571EXPORT_SYMBOL(drm_dp_aux_register);
572
573
574
575
576
577void drm_dp_aux_unregister(struct drm_dp_aux *aux)
578{
579 i2c_del_adapter(&aux->ddc);
580}
581EXPORT_SYMBOL(drm_dp_aux_unregister);
582