1
2
3
4
5
6
7
8
9
10
11
12
13
14#include <linux/module.h>
15#include <linux/moduleparam.h>
16#include <linux/init.h>
17#include <linux/delay.h>
18#include <linux/device.h>
19#include <linux/pm.h>
20#include <linux/i2c.h>
21#include <linux/regmap.h>
22#include <linux/slab.h>
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/pcm_params.h>
26#include <sound/soc.h>
27#include <sound/initval.h>
28#include <sound/tlv.h>
29
30#include <sound/wm9081.h>
31#include "wm9081.h"
32
33static struct reg_default wm9081_reg[] = {
34 { 2, 0x00B9 },
35 { 3, 0x00B9 },
36 { 4, 0x0001 },
37 { 5, 0x0068 },
38 { 7, 0x0000 },
39 { 8, 0x0000 },
40 { 9, 0x01DB },
41 { 10, 0x0018 },
42 { 11, 0x0180 },
43 { 12, 0x0000 },
44 { 13, 0x0038 },
45 { 14, 0x4000 },
46 { 16, 0x0000 },
47 { 17, 0x0200 },
48 { 18, 0x0000 },
49 { 19, 0x0204 },
50 { 20, 0x0000 },
51 { 22, 0x0000 },
52 { 23, 0x0002 },
53 { 24, 0x0008 },
54 { 25, 0x0022 },
55 { 27, 0x0006 },
56 { 28, 0x0000 },
57 { 29, 0x0000 },
58 { 30, 0x00C0 },
59 { 31, 0x0008 },
60 { 32, 0x09AF },
61 { 33, 0x4201 },
62 { 34, 0x0000 },
63 { 35, 0x0000 },
64 { 38, 0x0000 },
65 { 39, 0x0000 },
66 { 40, 0x0002 },
67 { 42, 0x0000 },
68 { 43, 0x0000 },
69 { 44, 0x0FCA },
70 { 45, 0x0400 },
71 { 46, 0x00B8 },
72 { 47, 0x1EB5 },
73 { 48, 0xF145 },
74 { 49, 0x0B75 },
75 { 50, 0x01C5 },
76 { 51, 0x169E },
77 { 52, 0xF829 },
78 { 53, 0x07AD },
79 { 54, 0x1103 },
80 { 55, 0x1C58 },
81 { 56, 0xF373 },
82 { 57, 0x0A54 },
83 { 58, 0x0558 },
84 { 59, 0x0564 },
85 { 60, 0x0559 },
86 { 61, 0x4000 },
87};
88
89static struct {
90 int ratio;
91 int clk_sys_rate;
92} clk_sys_rates[] = {
93 { 64, 0 },
94 { 128, 1 },
95 { 192, 2 },
96 { 256, 3 },
97 { 384, 4 },
98 { 512, 5 },
99 { 768, 6 },
100 { 1024, 7 },
101 { 1408, 8 },
102 { 1536, 9 },
103};
104
105static struct {
106 int rate;
107 int sample_rate;
108} sample_rates[] = {
109 { 8000, 0 },
110 { 11025, 1 },
111 { 12000, 2 },
112 { 16000, 3 },
113 { 22050, 4 },
114 { 24000, 5 },
115 { 32000, 6 },
116 { 44100, 7 },
117 { 48000, 8 },
118 { 88200, 9 },
119 { 96000, 10 },
120};
121
122static struct {
123 int div;
124 int bclk_div;
125} bclk_divs[] = {
126 { 10, 0 },
127 { 15, 1 },
128 { 20, 2 },
129 { 30, 3 },
130 { 40, 4 },
131 { 50, 5 },
132 { 55, 6 },
133 { 60, 7 },
134 { 80, 8 },
135 { 100, 9 },
136 { 110, 10 },
137 { 120, 11 },
138 { 160, 12 },
139 { 200, 13 },
140 { 220, 14 },
141 { 240, 15 },
142 { 250, 16 },
143 { 300, 17 },
144 { 320, 18 },
145 { 440, 19 },
146 { 480, 20 },
147};
148
149struct wm9081_priv {
150 struct regmap *regmap;
151 int sysclk_source;
152 int mclk_rate;
153 int sysclk_rate;
154 int fs;
155 int bclk;
156 int master;
157 int fll_fref;
158 int fll_fout;
159 int tdm_width;
160 struct wm9081_pdata pdata;
161};
162
163static bool wm9081_volatile_register(struct device *dev, unsigned int reg)
164{
165 switch (reg) {
166 case WM9081_SOFTWARE_RESET:
167 case WM9081_INTERRUPT_STATUS:
168 return true;
169 default:
170 return false;
171 }
172}
173
174static bool wm9081_readable_register(struct device *dev, unsigned int reg)
175{
176 switch (reg) {
177 case WM9081_SOFTWARE_RESET:
178 case WM9081_ANALOGUE_LINEOUT:
179 case WM9081_ANALOGUE_SPEAKER_PGA:
180 case WM9081_VMID_CONTROL:
181 case WM9081_BIAS_CONTROL_1:
182 case WM9081_ANALOGUE_MIXER:
183 case WM9081_ANTI_POP_CONTROL:
184 case WM9081_ANALOGUE_SPEAKER_1:
185 case WM9081_ANALOGUE_SPEAKER_2:
186 case WM9081_POWER_MANAGEMENT:
187 case WM9081_CLOCK_CONTROL_1:
188 case WM9081_CLOCK_CONTROL_2:
189 case WM9081_CLOCK_CONTROL_3:
190 case WM9081_FLL_CONTROL_1:
191 case WM9081_FLL_CONTROL_2:
192 case WM9081_FLL_CONTROL_3:
193 case WM9081_FLL_CONTROL_4:
194 case WM9081_FLL_CONTROL_5:
195 case WM9081_AUDIO_INTERFACE_1:
196 case WM9081_AUDIO_INTERFACE_2:
197 case WM9081_AUDIO_INTERFACE_3:
198 case WM9081_AUDIO_INTERFACE_4:
199 case WM9081_INTERRUPT_STATUS:
200 case WM9081_INTERRUPT_STATUS_MASK:
201 case WM9081_INTERRUPT_POLARITY:
202 case WM9081_INTERRUPT_CONTROL:
203 case WM9081_DAC_DIGITAL_1:
204 case WM9081_DAC_DIGITAL_2:
205 case WM9081_DRC_1:
206 case WM9081_DRC_2:
207 case WM9081_DRC_3:
208 case WM9081_DRC_4:
209 case WM9081_WRITE_SEQUENCER_1:
210 case WM9081_WRITE_SEQUENCER_2:
211 case WM9081_MW_SLAVE_1:
212 case WM9081_EQ_1:
213 case WM9081_EQ_2:
214 case WM9081_EQ_3:
215 case WM9081_EQ_4:
216 case WM9081_EQ_5:
217 case WM9081_EQ_6:
218 case WM9081_EQ_7:
219 case WM9081_EQ_8:
220 case WM9081_EQ_9:
221 case WM9081_EQ_10:
222 case WM9081_EQ_11:
223 case WM9081_EQ_12:
224 case WM9081_EQ_13:
225 case WM9081_EQ_14:
226 case WM9081_EQ_15:
227 case WM9081_EQ_16:
228 case WM9081_EQ_17:
229 case WM9081_EQ_18:
230 case WM9081_EQ_19:
231 case WM9081_EQ_20:
232 return true;
233 default:
234 return false;
235 }
236}
237
238static int wm9081_reset(struct regmap *map)
239{
240 return regmap_write(map, WM9081_SOFTWARE_RESET, 0x9081);
241}
242
243static const DECLARE_TLV_DB_SCALE(drc_in_tlv, -4500, 75, 0);
244static const DECLARE_TLV_DB_SCALE(drc_out_tlv, -2250, 75, 0);
245static const DECLARE_TLV_DB_SCALE(drc_min_tlv, -1800, 600, 0);
246static unsigned int drc_max_tlv[] = {
247 TLV_DB_RANGE_HEAD(4),
248 0, 0, TLV_DB_SCALE_ITEM(1200, 0, 0),
249 1, 1, TLV_DB_SCALE_ITEM(1800, 0, 0),
250 2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),
251 3, 3, TLV_DB_SCALE_ITEM(3600, 0, 0),
252};
253static const DECLARE_TLV_DB_SCALE(drc_qr_tlv, 1200, 600, 0);
254static const DECLARE_TLV_DB_SCALE(drc_startup_tlv, -300, 50, 0);
255
256static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
257
258static const DECLARE_TLV_DB_SCALE(in_tlv, -600, 600, 0);
259static const DECLARE_TLV_DB_SCALE(dac_tlv, -7200, 75, 1);
260static const DECLARE_TLV_DB_SCALE(out_tlv, -5700, 100, 0);
261
262static const char *drc_high_text[] = {
263 "1",
264 "1/2",
265 "1/4",
266 "1/8",
267 "1/16",
268 "0",
269};
270
271static const struct soc_enum drc_high =
272 SOC_ENUM_SINGLE(WM9081_DRC_3, 3, 6, drc_high_text);
273
274static const char *drc_low_text[] = {
275 "1",
276 "1/2",
277 "1/4",
278 "1/8",
279 "0",
280};
281
282static const struct soc_enum drc_low =
283 SOC_ENUM_SINGLE(WM9081_DRC_3, 0, 5, drc_low_text);
284
285static const char *drc_atk_text[] = {
286 "181us",
287 "181us",
288 "363us",
289 "726us",
290 "1.45ms",
291 "2.9ms",
292 "5.8ms",
293 "11.6ms",
294 "23.2ms",
295 "46.4ms",
296 "92.8ms",
297 "185.6ms",
298};
299
300static const struct soc_enum drc_atk =
301 SOC_ENUM_SINGLE(WM9081_DRC_2, 12, 12, drc_atk_text);
302
303static const char *drc_dcy_text[] = {
304 "186ms",
305 "372ms",
306 "743ms",
307 "1.49s",
308 "2.97s",
309 "5.94s",
310 "11.89s",
311 "23.78s",
312 "47.56s",
313};
314
315static const struct soc_enum drc_dcy =
316 SOC_ENUM_SINGLE(WM9081_DRC_2, 8, 9, drc_dcy_text);
317
318static const char *drc_qr_dcy_text[] = {
319 "0.725ms",
320 "1.45ms",
321 "5.8ms",
322};
323
324static const struct soc_enum drc_qr_dcy =
325 SOC_ENUM_SINGLE(WM9081_DRC_2, 4, 3, drc_qr_dcy_text);
326
327static const char *dac_deemph_text[] = {
328 "None",
329 "32kHz",
330 "44.1kHz",
331 "48kHz",
332};
333
334static const struct soc_enum dac_deemph =
335 SOC_ENUM_SINGLE(WM9081_DAC_DIGITAL_2, 1, 4, dac_deemph_text);
336
337static const char *speaker_mode_text[] = {
338 "Class D",
339 "Class AB",
340};
341
342static const struct soc_enum speaker_mode =
343 SOC_ENUM_SINGLE(WM9081_ANALOGUE_SPEAKER_2, 6, 2, speaker_mode_text);
344
345static int speaker_mode_get(struct snd_kcontrol *kcontrol,
346 struct snd_ctl_elem_value *ucontrol)
347{
348 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
349 unsigned int reg;
350
351 reg = snd_soc_read(codec, WM9081_ANALOGUE_SPEAKER_2);
352 if (reg & WM9081_SPK_MODE)
353 ucontrol->value.integer.value[0] = 1;
354 else
355 ucontrol->value.integer.value[0] = 0;
356
357 return 0;
358}
359
360
361
362
363
364
365
366static int speaker_mode_put(struct snd_kcontrol *kcontrol,
367 struct snd_ctl_elem_value *ucontrol)
368{
369 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
370 unsigned int reg_pwr = snd_soc_read(codec, WM9081_POWER_MANAGEMENT);
371 unsigned int reg2 = snd_soc_read(codec, WM9081_ANALOGUE_SPEAKER_2);
372
373
374 if (ucontrol->value.integer.value[0] ==
375 ((reg2 & WM9081_SPK_MODE) != 0))
376 return 0;
377
378
379 if (reg_pwr & WM9081_SPK_ENA)
380 return -EINVAL;
381
382 if (ucontrol->value.integer.value[0]) {
383
384 reg2 &= ~(WM9081_SPK_INV_MUTE | WM9081_OUT_SPK_CTRL);
385 reg2 |= WM9081_SPK_MODE;
386 } else {
387
388 reg2 |= WM9081_SPK_INV_MUTE | WM9081_OUT_SPK_CTRL;
389 reg2 &= ~WM9081_SPK_MODE;
390 }
391
392 snd_soc_write(codec, WM9081_ANALOGUE_SPEAKER_2, reg2);
393
394 return 0;
395}
396
397static const struct snd_kcontrol_new wm9081_snd_controls[] = {
398SOC_SINGLE_TLV("IN1 Volume", WM9081_ANALOGUE_MIXER, 1, 1, 1, in_tlv),
399SOC_SINGLE_TLV("IN2 Volume", WM9081_ANALOGUE_MIXER, 3, 1, 1, in_tlv),
400
401SOC_SINGLE_TLV("Playback Volume", WM9081_DAC_DIGITAL_1, 1, 96, 0, dac_tlv),
402
403SOC_SINGLE("LINEOUT Switch", WM9081_ANALOGUE_LINEOUT, 7, 1, 1),
404SOC_SINGLE("LINEOUT ZC Switch", WM9081_ANALOGUE_LINEOUT, 6, 1, 0),
405SOC_SINGLE_TLV("LINEOUT Volume", WM9081_ANALOGUE_LINEOUT, 0, 63, 0, out_tlv),
406
407SOC_SINGLE("DRC Switch", WM9081_DRC_1, 15, 1, 0),
408SOC_ENUM("DRC High Slope", drc_high),
409SOC_ENUM("DRC Low Slope", drc_low),
410SOC_SINGLE_TLV("DRC Input Volume", WM9081_DRC_4, 5, 60, 1, drc_in_tlv),
411SOC_SINGLE_TLV("DRC Output Volume", WM9081_DRC_4, 0, 30, 1, drc_out_tlv),
412SOC_SINGLE_TLV("DRC Minimum Volume", WM9081_DRC_2, 2, 3, 1, drc_min_tlv),
413SOC_SINGLE_TLV("DRC Maximum Volume", WM9081_DRC_2, 0, 3, 0, drc_max_tlv),
414SOC_ENUM("DRC Attack", drc_atk),
415SOC_ENUM("DRC Decay", drc_dcy),
416SOC_SINGLE("DRC Quick Release Switch", WM9081_DRC_1, 2, 1, 0),
417SOC_SINGLE_TLV("DRC Quick Release Volume", WM9081_DRC_2, 6, 3, 0, drc_qr_tlv),
418SOC_ENUM("DRC Quick Release Decay", drc_qr_dcy),
419SOC_SINGLE_TLV("DRC Startup Volume", WM9081_DRC_1, 6, 18, 0, drc_startup_tlv),
420
421SOC_SINGLE("EQ Switch", WM9081_EQ_1, 0, 1, 0),
422
423SOC_SINGLE("Speaker DC Volume", WM9081_ANALOGUE_SPEAKER_1, 3, 5, 0),
424SOC_SINGLE("Speaker AC Volume", WM9081_ANALOGUE_SPEAKER_1, 0, 5, 0),
425SOC_SINGLE("Speaker Switch", WM9081_ANALOGUE_SPEAKER_PGA, 7, 1, 1),
426SOC_SINGLE("Speaker ZC Switch", WM9081_ANALOGUE_SPEAKER_PGA, 6, 1, 0),
427SOC_SINGLE_TLV("Speaker Volume", WM9081_ANALOGUE_SPEAKER_PGA, 0, 63, 0,
428 out_tlv),
429SOC_ENUM("DAC Deemphasis", dac_deemph),
430SOC_ENUM_EXT("Speaker Mode", speaker_mode, speaker_mode_get, speaker_mode_put),
431};
432
433static const struct snd_kcontrol_new wm9081_eq_controls[] = {
434SOC_SINGLE_TLV("EQ1 Volume", WM9081_EQ_1, 11, 24, 0, eq_tlv),
435SOC_SINGLE_TLV("EQ2 Volume", WM9081_EQ_1, 6, 24, 0, eq_tlv),
436SOC_SINGLE_TLV("EQ3 Volume", WM9081_EQ_1, 1, 24, 0, eq_tlv),
437SOC_SINGLE_TLV("EQ4 Volume", WM9081_EQ_2, 11, 24, 0, eq_tlv),
438SOC_SINGLE_TLV("EQ5 Volume", WM9081_EQ_2, 6, 24, 0, eq_tlv),
439};
440
441static const struct snd_kcontrol_new mixer[] = {
442SOC_DAPM_SINGLE("IN1 Switch", WM9081_ANALOGUE_MIXER, 0, 1, 0),
443SOC_DAPM_SINGLE("IN2 Switch", WM9081_ANALOGUE_MIXER, 2, 1, 0),
444SOC_DAPM_SINGLE("Playback Switch", WM9081_ANALOGUE_MIXER, 4, 1, 0),
445};
446
447struct _fll_div {
448 u16 fll_fratio;
449 u16 fll_outdiv;
450 u16 fll_clk_ref_div;
451 u16 n;
452 u16 k;
453};
454
455
456
457#define FIXED_FLL_SIZE ((1 << 16) * 10)
458
459static struct {
460 unsigned int min;
461 unsigned int max;
462 u16 fll_fratio;
463 int ratio;
464} fll_fratios[] = {
465 { 0, 64000, 4, 16 },
466 { 64000, 128000, 3, 8 },
467 { 128000, 256000, 2, 4 },
468 { 256000, 1000000, 1, 2 },
469 { 1000000, 13500000, 0, 1 },
470};
471
472static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
473 unsigned int Fout)
474{
475 u64 Kpart;
476 unsigned int K, Ndiv, Nmod, target;
477 unsigned int div;
478 int i;
479
480
481 div = 1;
482 while ((Fref / div) > 13500000) {
483 div *= 2;
484
485 if (div > 8) {
486 pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
487 Fref);
488 return -EINVAL;
489 }
490 }
491 fll_div->fll_clk_ref_div = div / 2;
492
493 pr_debug("Fref=%u Fout=%u\n", Fref, Fout);
494
495
496 Fref /= div;
497
498
499 div = 0;
500 target = Fout * 2;
501 while (target < 90000000) {
502 div++;
503 target *= 2;
504 if (div > 7) {
505 pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
506 Fout);
507 return -EINVAL;
508 }
509 }
510 fll_div->fll_outdiv = div;
511
512 pr_debug("Fvco=%dHz\n", target);
513
514
515 for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
516 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
517 fll_div->fll_fratio = fll_fratios[i].fll_fratio;
518 target /= fll_fratios[i].ratio;
519 break;
520 }
521 }
522 if (i == ARRAY_SIZE(fll_fratios)) {
523 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
524 return -EINVAL;
525 }
526
527
528 Ndiv = target / Fref;
529
530 fll_div->n = Ndiv;
531 Nmod = target % Fref;
532 pr_debug("Nmod=%d\n", Nmod);
533
534
535 Kpart = FIXED_FLL_SIZE * (long long)Nmod;
536
537 do_div(Kpart, Fref);
538
539 K = Kpart & 0xFFFFFFFF;
540
541 if ((K % 10) >= 5)
542 K += 5;
543
544
545 fll_div->k = K / 10;
546
547 pr_debug("N=%x K=%x FLL_FRATIO=%x FLL_OUTDIV=%x FLL_CLK_REF_DIV=%x\n",
548 fll_div->n, fll_div->k,
549 fll_div->fll_fratio, fll_div->fll_outdiv,
550 fll_div->fll_clk_ref_div);
551
552 return 0;
553}
554
555static int wm9081_set_fll(struct snd_soc_codec *codec, int fll_id,
556 unsigned int Fref, unsigned int Fout)
557{
558 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
559 u16 reg1, reg4, reg5;
560 struct _fll_div fll_div;
561 int ret;
562 int clk_sys_reg;
563
564
565 if (Fref == wm9081->fll_fref && Fout == wm9081->fll_fout)
566 return 0;
567
568
569 if (Fout == 0) {
570 dev_dbg(codec->dev, "FLL disabled\n");
571 wm9081->fll_fref = 0;
572 wm9081->fll_fout = 0;
573
574 return 0;
575 }
576
577 ret = fll_factors(&fll_div, Fref, Fout);
578 if (ret != 0)
579 return ret;
580
581 reg5 = snd_soc_read(codec, WM9081_FLL_CONTROL_5);
582 reg5 &= ~WM9081_FLL_CLK_SRC_MASK;
583
584 switch (fll_id) {
585 case WM9081_SYSCLK_FLL_MCLK:
586 reg5 |= 0x1;
587 break;
588
589 default:
590 dev_err(codec->dev, "Unknown FLL ID %d\n", fll_id);
591 return -EINVAL;
592 }
593
594
595 clk_sys_reg = snd_soc_read(codec, WM9081_CLOCK_CONTROL_3);
596 if (clk_sys_reg & WM9081_CLK_SYS_ENA)
597 snd_soc_write(codec, WM9081_CLOCK_CONTROL_3,
598 clk_sys_reg & ~WM9081_CLK_SYS_ENA);
599
600
601
602 reg1 = snd_soc_read(codec, WM9081_FLL_CONTROL_1);
603 reg1 &= ~WM9081_FLL_ENA;
604 snd_soc_write(codec, WM9081_FLL_CONTROL_1, reg1);
605
606
607 if (fll_div.k)
608 reg1 |= WM9081_FLL_FRAC_MASK;
609 else
610 reg1 &= ~WM9081_FLL_FRAC_MASK;
611 snd_soc_write(codec, WM9081_FLL_CONTROL_1, reg1);
612
613 snd_soc_write(codec, WM9081_FLL_CONTROL_2,
614 (fll_div.fll_outdiv << WM9081_FLL_OUTDIV_SHIFT) |
615 (fll_div.fll_fratio << WM9081_FLL_FRATIO_SHIFT));
616 snd_soc_write(codec, WM9081_FLL_CONTROL_3, fll_div.k);
617
618 reg4 = snd_soc_read(codec, WM9081_FLL_CONTROL_4);
619 reg4 &= ~WM9081_FLL_N_MASK;
620 reg4 |= fll_div.n << WM9081_FLL_N_SHIFT;
621 snd_soc_write(codec, WM9081_FLL_CONTROL_4, reg4);
622
623 reg5 &= ~WM9081_FLL_CLK_REF_DIV_MASK;
624 reg5 |= fll_div.fll_clk_ref_div << WM9081_FLL_CLK_REF_DIV_SHIFT;
625 snd_soc_write(codec, WM9081_FLL_CONTROL_5, reg5);
626
627
628 snd_soc_update_bits(codec, WM9081_FLL_CONTROL_4,
629 WM9081_FLL_GAIN_MASK, 0);
630
631
632 snd_soc_write(codec, WM9081_FLL_CONTROL_1, reg1 | WM9081_FLL_ENA);
633
634
635 if (clk_sys_reg & WM9081_CLK_SYS_ENA)
636 snd_soc_write(codec, WM9081_CLOCK_CONTROL_3, clk_sys_reg);
637
638 dev_dbg(codec->dev, "FLL enabled at %dHz->%dHz\n", Fref, Fout);
639
640 wm9081->fll_fref = Fref;
641 wm9081->fll_fout = Fout;
642
643 return 0;
644}
645
646static int configure_clock(struct snd_soc_codec *codec)
647{
648 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
649 int new_sysclk, i, target;
650 unsigned int reg;
651 int ret = 0;
652 int mclkdiv = 0;
653 int fll = 0;
654
655 switch (wm9081->sysclk_source) {
656 case WM9081_SYSCLK_MCLK:
657 if (wm9081->mclk_rate > 12225000) {
658 mclkdiv = 1;
659 wm9081->sysclk_rate = wm9081->mclk_rate / 2;
660 } else {
661 wm9081->sysclk_rate = wm9081->mclk_rate;
662 }
663 wm9081_set_fll(codec, WM9081_SYSCLK_FLL_MCLK, 0, 0);
664 break;
665
666 case WM9081_SYSCLK_FLL_MCLK:
667
668
669
670
671
672
673
674 if (wm9081->master && wm9081->bclk) {
675
676
677
678 for (i = 0; i < ARRAY_SIZE(clk_sys_rates); i++) {
679 target = wm9081->fs * clk_sys_rates[i].ratio;
680 new_sysclk = target;
681 if (target >= wm9081->bclk &&
682 target > 3000000)
683 break;
684 }
685
686 if (i == ARRAY_SIZE(clk_sys_rates))
687 return -EINVAL;
688
689 } else if (wm9081->fs) {
690 for (i = 0; i < ARRAY_SIZE(clk_sys_rates); i++) {
691 new_sysclk = clk_sys_rates[i].ratio
692 * wm9081->fs;
693 if (new_sysclk > 3000000)
694 break;
695 }
696
697 if (i == ARRAY_SIZE(clk_sys_rates))
698 return -EINVAL;
699
700 } else {
701 new_sysclk = 12288000;
702 }
703
704 ret = wm9081_set_fll(codec, WM9081_SYSCLK_FLL_MCLK,
705 wm9081->mclk_rate, new_sysclk);
706 if (ret == 0) {
707 wm9081->sysclk_rate = new_sysclk;
708
709
710 fll = 1;
711 } else {
712 wm9081->sysclk_rate = wm9081->mclk_rate;
713 }
714 break;
715
716 default:
717 return -EINVAL;
718 }
719
720 reg = snd_soc_read(codec, WM9081_CLOCK_CONTROL_1);
721 if (mclkdiv)
722 reg |= WM9081_MCLKDIV2;
723 else
724 reg &= ~WM9081_MCLKDIV2;
725 snd_soc_write(codec, WM9081_CLOCK_CONTROL_1, reg);
726
727 reg = snd_soc_read(codec, WM9081_CLOCK_CONTROL_3);
728 if (fll)
729 reg |= WM9081_CLK_SRC_SEL;
730 else
731 reg &= ~WM9081_CLK_SRC_SEL;
732 snd_soc_write(codec, WM9081_CLOCK_CONTROL_3, reg);
733
734 dev_dbg(codec->dev, "CLK_SYS is %dHz\n", wm9081->sysclk_rate);
735
736 return ret;
737}
738
739static int clk_sys_event(struct snd_soc_dapm_widget *w,
740 struct snd_kcontrol *kcontrol, int event)
741{
742 struct snd_soc_codec *codec = w->codec;
743 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
744
745
746 switch (wm9081->sysclk_source) {
747 case WM9081_SYSCLK_MCLK:
748 dev_dbg(codec->dev, "Using %dHz MCLK\n", wm9081->mclk_rate);
749 break;
750 case WM9081_SYSCLK_FLL_MCLK:
751 dev_dbg(codec->dev, "Using %dHz MCLK with FLL\n",
752 wm9081->mclk_rate);
753 break;
754 default:
755 dev_err(codec->dev, "System clock not configured\n");
756 return -EINVAL;
757 }
758
759 switch (event) {
760 case SND_SOC_DAPM_PRE_PMU:
761 configure_clock(codec);
762 break;
763
764 case SND_SOC_DAPM_POST_PMD:
765
766 wm9081_set_fll(codec, 0, 0, 0);
767 break;
768 }
769
770 return 0;
771}
772
773static const struct snd_soc_dapm_widget wm9081_dapm_widgets[] = {
774SND_SOC_DAPM_INPUT("IN1"),
775SND_SOC_DAPM_INPUT("IN2"),
776
777SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM9081_POWER_MANAGEMENT, 0, 0),
778
779SND_SOC_DAPM_MIXER_NAMED_CTL("Mixer", SND_SOC_NOPM, 0, 0,
780 mixer, ARRAY_SIZE(mixer)),
781
782SND_SOC_DAPM_PGA("LINEOUT PGA", WM9081_POWER_MANAGEMENT, 4, 0, NULL, 0),
783
784SND_SOC_DAPM_PGA("Speaker PGA", WM9081_POWER_MANAGEMENT, 2, 0, NULL, 0),
785SND_SOC_DAPM_OUT_DRV("Speaker", WM9081_POWER_MANAGEMENT, 1, 0, NULL, 0),
786
787SND_SOC_DAPM_OUTPUT("LINEOUT"),
788SND_SOC_DAPM_OUTPUT("SPKN"),
789SND_SOC_DAPM_OUTPUT("SPKP"),
790
791SND_SOC_DAPM_SUPPLY("CLK_SYS", WM9081_CLOCK_CONTROL_3, 0, 0, clk_sys_event,
792 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
793SND_SOC_DAPM_SUPPLY("CLK_DSP", WM9081_CLOCK_CONTROL_3, 1, 0, NULL, 0),
794SND_SOC_DAPM_SUPPLY("TOCLK", WM9081_CLOCK_CONTROL_3, 2, 0, NULL, 0),
795SND_SOC_DAPM_SUPPLY("TSENSE", WM9081_POWER_MANAGEMENT, 7, 0, NULL, 0),
796};
797
798
799static const struct snd_soc_dapm_route wm9081_audio_paths[] = {
800 { "DAC", NULL, "CLK_SYS" },
801 { "DAC", NULL, "CLK_DSP" },
802
803 { "Mixer", "IN1 Switch", "IN1" },
804 { "Mixer", "IN2 Switch", "IN2" },
805 { "Mixer", "Playback Switch", "DAC" },
806
807 { "LINEOUT PGA", NULL, "Mixer" },
808 { "LINEOUT PGA", NULL, "TOCLK" },
809 { "LINEOUT PGA", NULL, "CLK_SYS" },
810
811 { "LINEOUT", NULL, "LINEOUT PGA" },
812
813 { "Speaker PGA", NULL, "Mixer" },
814 { "Speaker PGA", NULL, "TOCLK" },
815 { "Speaker PGA", NULL, "CLK_SYS" },
816
817 { "Speaker", NULL, "Speaker PGA" },
818 { "Speaker", NULL, "TSENSE" },
819
820 { "SPKN", NULL, "Speaker" },
821 { "SPKP", NULL, "Speaker" },
822};
823
824static int wm9081_set_bias_level(struct snd_soc_codec *codec,
825 enum snd_soc_bias_level level)
826{
827 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
828
829 switch (level) {
830 case SND_SOC_BIAS_ON:
831 break;
832
833 case SND_SOC_BIAS_PREPARE:
834
835 snd_soc_update_bits(codec, WM9081_VMID_CONTROL,
836 WM9081_VMID_SEL_MASK, 0x2);
837
838
839 snd_soc_update_bits(codec, WM9081_BIAS_CONTROL_1,
840 WM9081_STBY_BIAS_ENA, 0);
841 break;
842
843 case SND_SOC_BIAS_STANDBY:
844
845 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
846 regcache_cache_only(wm9081->regmap, false);
847 regcache_sync(wm9081->regmap);
848
849
850 snd_soc_update_bits(codec, WM9081_ANTI_POP_CONTROL,
851 WM9081_LINEOUT_DISCH, 0);
852
853
854 snd_soc_update_bits(codec, WM9081_BIAS_CONTROL_1,
855 WM9081_BIAS_SRC | WM9081_BIAS_ENA,
856 WM9081_BIAS_SRC | WM9081_BIAS_ENA);
857
858
859 snd_soc_update_bits(codec, WM9081_VMID_CONTROL,
860 WM9081_VMID_RAMP |
861 WM9081_VMID_SEL_MASK,
862 WM9081_VMID_RAMP | 0x6);
863
864 mdelay(100);
865
866
867 snd_soc_update_bits(codec, WM9081_VMID_CONTROL,
868 WM9081_VMID_RAMP, 0);
869
870
871 snd_soc_update_bits(codec, WM9081_BIAS_CONTROL_1,
872 WM9081_BIAS_SRC, 0);
873 }
874
875
876 snd_soc_update_bits(codec, WM9081_VMID_CONTROL,
877 WM9081_VMID_SEL_MASK, 0x04);
878
879
880 snd_soc_update_bits(codec, WM9081_BIAS_CONTROL_1,
881 WM9081_STBY_BIAS_ENA,
882 WM9081_STBY_BIAS_ENA);
883 break;
884
885 case SND_SOC_BIAS_OFF:
886
887 snd_soc_update_bits(codec, WM9081_BIAS_CONTROL_1,
888 WM9081_BIAS_SRC | WM9081_BIAS_ENA,
889 WM9081_BIAS_SRC);
890
891
892 snd_soc_update_bits(codec, WM9081_VMID_CONTROL,
893 WM9081_VMID_RAMP | WM9081_VMID_SEL_MASK,
894 WM9081_VMID_RAMP);
895
896
897 snd_soc_update_bits(codec, WM9081_ANTI_POP_CONTROL,
898 WM9081_LINEOUT_DISCH,
899 WM9081_LINEOUT_DISCH);
900
901 regcache_cache_only(wm9081->regmap, true);
902 break;
903 }
904
905 codec->dapm.bias_level = level;
906
907 return 0;
908}
909
910static int wm9081_set_dai_fmt(struct snd_soc_dai *dai,
911 unsigned int fmt)
912{
913 struct snd_soc_codec *codec = dai->codec;
914 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
915 unsigned int aif2 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_2);
916
917 aif2 &= ~(WM9081_AIF_BCLK_INV | WM9081_AIF_LRCLK_INV |
918 WM9081_BCLK_DIR | WM9081_LRCLK_DIR | WM9081_AIF_FMT_MASK);
919
920 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
921 case SND_SOC_DAIFMT_CBS_CFS:
922 wm9081->master = 0;
923 break;
924 case SND_SOC_DAIFMT_CBS_CFM:
925 aif2 |= WM9081_LRCLK_DIR;
926 wm9081->master = 1;
927 break;
928 case SND_SOC_DAIFMT_CBM_CFS:
929 aif2 |= WM9081_BCLK_DIR;
930 wm9081->master = 1;
931 break;
932 case SND_SOC_DAIFMT_CBM_CFM:
933 aif2 |= WM9081_LRCLK_DIR | WM9081_BCLK_DIR;
934 wm9081->master = 1;
935 break;
936 default:
937 return -EINVAL;
938 }
939
940 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
941 case SND_SOC_DAIFMT_DSP_B:
942 aif2 |= WM9081_AIF_LRCLK_INV;
943 case SND_SOC_DAIFMT_DSP_A:
944 aif2 |= 0x3;
945 break;
946 case SND_SOC_DAIFMT_I2S:
947 aif2 |= 0x2;
948 break;
949 case SND_SOC_DAIFMT_RIGHT_J:
950 break;
951 case SND_SOC_DAIFMT_LEFT_J:
952 aif2 |= 0x1;
953 break;
954 default:
955 return -EINVAL;
956 }
957
958 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
959 case SND_SOC_DAIFMT_DSP_A:
960 case SND_SOC_DAIFMT_DSP_B:
961
962 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
963 case SND_SOC_DAIFMT_NB_NF:
964 break;
965 case SND_SOC_DAIFMT_IB_NF:
966 aif2 |= WM9081_AIF_BCLK_INV;
967 break;
968 default:
969 return -EINVAL;
970 }
971 break;
972
973 case SND_SOC_DAIFMT_I2S:
974 case SND_SOC_DAIFMT_RIGHT_J:
975 case SND_SOC_DAIFMT_LEFT_J:
976 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
977 case SND_SOC_DAIFMT_NB_NF:
978 break;
979 case SND_SOC_DAIFMT_IB_IF:
980 aif2 |= WM9081_AIF_BCLK_INV | WM9081_AIF_LRCLK_INV;
981 break;
982 case SND_SOC_DAIFMT_IB_NF:
983 aif2 |= WM9081_AIF_BCLK_INV;
984 break;
985 case SND_SOC_DAIFMT_NB_IF:
986 aif2 |= WM9081_AIF_LRCLK_INV;
987 break;
988 default:
989 return -EINVAL;
990 }
991 break;
992 default:
993 return -EINVAL;
994 }
995
996 snd_soc_write(codec, WM9081_AUDIO_INTERFACE_2, aif2);
997
998 return 0;
999}
1000
1001static int wm9081_hw_params(struct snd_pcm_substream *substream,
1002 struct snd_pcm_hw_params *params,
1003 struct snd_soc_dai *dai)
1004{
1005 struct snd_soc_codec *codec = dai->codec;
1006 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
1007 int ret, i, best, best_val, cur_val;
1008 unsigned int clk_ctrl2, aif1, aif2, aif3, aif4;
1009
1010 clk_ctrl2 = snd_soc_read(codec, WM9081_CLOCK_CONTROL_2);
1011 clk_ctrl2 &= ~(WM9081_CLK_SYS_RATE_MASK | WM9081_SAMPLE_RATE_MASK);
1012
1013 aif1 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_1);
1014
1015 aif2 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_2);
1016 aif2 &= ~WM9081_AIF_WL_MASK;
1017
1018 aif3 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_3);
1019 aif3 &= ~WM9081_BCLK_DIV_MASK;
1020
1021 aif4 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_4);
1022 aif4 &= ~WM9081_LRCLK_RATE_MASK;
1023
1024 wm9081->fs = params_rate(params);
1025
1026 if (wm9081->tdm_width) {
1027
1028 int slots = ((aif1 & WM9081_AIFDAC_TDM_MODE_MASK) >>
1029 WM9081_AIFDAC_TDM_MODE_SHIFT) + 1;
1030
1031 wm9081->bclk = wm9081->fs * wm9081->tdm_width * slots;
1032 } else {
1033
1034 wm9081->bclk = 2 * wm9081->fs;
1035
1036 switch (params_format(params)) {
1037 case SNDRV_PCM_FORMAT_S16_LE:
1038 wm9081->bclk *= 16;
1039 break;
1040 case SNDRV_PCM_FORMAT_S20_3LE:
1041 wm9081->bclk *= 20;
1042 aif2 |= 0x4;
1043 break;
1044 case SNDRV_PCM_FORMAT_S24_LE:
1045 wm9081->bclk *= 24;
1046 aif2 |= 0x8;
1047 break;
1048 case SNDRV_PCM_FORMAT_S32_LE:
1049 wm9081->bclk *= 32;
1050 aif2 |= 0xc;
1051 break;
1052 default:
1053 return -EINVAL;
1054 }
1055 }
1056
1057 dev_dbg(codec->dev, "Target BCLK is %dHz\n", wm9081->bclk);
1058
1059 ret = configure_clock(codec);
1060 if (ret != 0)
1061 return ret;
1062
1063
1064 best = 0;
1065 best_val = abs((wm9081->sysclk_rate / clk_sys_rates[0].ratio)
1066 - wm9081->fs);
1067 for (i = 1; i < ARRAY_SIZE(clk_sys_rates); i++) {
1068 cur_val = abs((wm9081->sysclk_rate /
1069 clk_sys_rates[i].ratio) - wm9081->fs);
1070 if (cur_val < best_val) {
1071 best = i;
1072 best_val = cur_val;
1073 }
1074 }
1075 dev_dbg(codec->dev, "Selected CLK_SYS_RATIO of %d\n",
1076 clk_sys_rates[best].ratio);
1077 clk_ctrl2 |= (clk_sys_rates[best].clk_sys_rate
1078 << WM9081_CLK_SYS_RATE_SHIFT);
1079
1080
1081 best = 0;
1082 best_val = abs(wm9081->fs - sample_rates[0].rate);
1083 for (i = 1; i < ARRAY_SIZE(sample_rates); i++) {
1084
1085 cur_val = abs(wm9081->fs - sample_rates[i].rate);
1086 if (cur_val < best_val) {
1087 best = i;
1088 best_val = cur_val;
1089 }
1090 }
1091 dev_dbg(codec->dev, "Selected SAMPLE_RATE of %dHz\n",
1092 sample_rates[best].rate);
1093 clk_ctrl2 |= (sample_rates[best].sample_rate
1094 << WM9081_SAMPLE_RATE_SHIFT);
1095
1096
1097 best = 0;
1098 best_val = INT_MAX;
1099 for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
1100 cur_val = ((wm9081->sysclk_rate * 10) / bclk_divs[i].div)
1101 - wm9081->bclk;
1102 if (cur_val < 0)
1103 break;
1104 if (cur_val < best_val) {
1105 best = i;
1106 best_val = cur_val;
1107 }
1108 }
1109 wm9081->bclk = (wm9081->sysclk_rate * 10) / bclk_divs[best].div;
1110 dev_dbg(codec->dev, "Selected BCLK_DIV of %d for %dHz BCLK\n",
1111 bclk_divs[best].div, wm9081->bclk);
1112 aif3 |= bclk_divs[best].bclk_div;
1113
1114
1115 dev_dbg(codec->dev, "LRCLK_RATE is %d\n", wm9081->bclk / wm9081->fs);
1116 aif4 |= wm9081->bclk / wm9081->fs;
1117
1118
1119 if (wm9081->pdata.num_retune_configs) {
1120 struct wm9081_pdata *pdata = &wm9081->pdata;
1121 struct wm9081_retune_mobile_setting *s;
1122 int eq1;
1123
1124 best = 0;
1125 best_val = abs(pdata->retune_configs[0].rate - wm9081->fs);
1126 for (i = 0; i < pdata->num_retune_configs; i++) {
1127 cur_val = abs(pdata->retune_configs[i].rate -
1128 wm9081->fs);
1129 if (cur_val < best_val) {
1130 best_val = cur_val;
1131 best = i;
1132 }
1133 }
1134 s = &pdata->retune_configs[best];
1135
1136 dev_dbg(codec->dev, "ReTune Mobile %s tuned for %dHz\n",
1137 s->name, s->rate);
1138
1139
1140 eq1 = snd_soc_read(codec, WM9081_EQ_1) & WM9081_EQ_ENA;
1141 if (eq1 & WM9081_EQ_ENA)
1142 snd_soc_write(codec, WM9081_EQ_1, 0);
1143
1144
1145 for (i = 1; i < ARRAY_SIZE(s->config); i++)
1146 snd_soc_write(codec, WM9081_EQ_1 + i, s->config[i]);
1147
1148 eq1 |= (s->config[0] & ~WM9081_EQ_ENA);
1149 snd_soc_write(codec, WM9081_EQ_1, eq1);
1150 }
1151
1152 snd_soc_write(codec, WM9081_CLOCK_CONTROL_2, clk_ctrl2);
1153 snd_soc_write(codec, WM9081_AUDIO_INTERFACE_2, aif2);
1154 snd_soc_write(codec, WM9081_AUDIO_INTERFACE_3, aif3);
1155 snd_soc_write(codec, WM9081_AUDIO_INTERFACE_4, aif4);
1156
1157 return 0;
1158}
1159
1160static int wm9081_digital_mute(struct snd_soc_dai *codec_dai, int mute)
1161{
1162 struct snd_soc_codec *codec = codec_dai->codec;
1163 unsigned int reg;
1164
1165 reg = snd_soc_read(codec, WM9081_DAC_DIGITAL_2);
1166
1167 if (mute)
1168 reg |= WM9081_DAC_MUTE;
1169 else
1170 reg &= ~WM9081_DAC_MUTE;
1171
1172 snd_soc_write(codec, WM9081_DAC_DIGITAL_2, reg);
1173
1174 return 0;
1175}
1176
1177static int wm9081_set_sysclk(struct snd_soc_codec *codec, int clk_id,
1178 int source, unsigned int freq, int dir)
1179{
1180 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
1181
1182 switch (clk_id) {
1183 case WM9081_SYSCLK_MCLK:
1184 case WM9081_SYSCLK_FLL_MCLK:
1185 wm9081->sysclk_source = clk_id;
1186 wm9081->mclk_rate = freq;
1187 break;
1188
1189 default:
1190 return -EINVAL;
1191 }
1192
1193 return 0;
1194}
1195
1196static int wm9081_set_tdm_slot(struct snd_soc_dai *dai,
1197 unsigned int tx_mask, unsigned int rx_mask, int slots, int slot_width)
1198{
1199 struct snd_soc_codec *codec = dai->codec;
1200 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
1201 unsigned int aif1 = snd_soc_read(codec, WM9081_AUDIO_INTERFACE_1);
1202
1203 aif1 &= ~(WM9081_AIFDAC_TDM_SLOT_MASK | WM9081_AIFDAC_TDM_MODE_MASK);
1204
1205 if (slots < 0 || slots > 4)
1206 return -EINVAL;
1207
1208 wm9081->tdm_width = slot_width;
1209
1210 if (slots == 0)
1211 slots = 1;
1212
1213 aif1 |= (slots - 1) << WM9081_AIFDAC_TDM_MODE_SHIFT;
1214
1215 switch (rx_mask) {
1216 case 1:
1217 break;
1218 case 2:
1219 aif1 |= 0x10;
1220 break;
1221 case 4:
1222 aif1 |= 0x20;
1223 break;
1224 case 8:
1225 aif1 |= 0x30;
1226 break;
1227 default:
1228 return -EINVAL;
1229 }
1230
1231 snd_soc_write(codec, WM9081_AUDIO_INTERFACE_1, aif1);
1232
1233 return 0;
1234}
1235
1236#define WM9081_RATES SNDRV_PCM_RATE_8000_96000
1237
1238#define WM9081_FORMATS \
1239 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1240 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
1241
1242static const struct snd_soc_dai_ops wm9081_dai_ops = {
1243 .hw_params = wm9081_hw_params,
1244 .set_fmt = wm9081_set_dai_fmt,
1245 .digital_mute = wm9081_digital_mute,
1246 .set_tdm_slot = wm9081_set_tdm_slot,
1247};
1248
1249
1250
1251
1252static struct snd_soc_dai_driver wm9081_dai = {
1253 .name = "wm9081-hifi",
1254 .playback = {
1255 .stream_name = "HiFi Playback",
1256 .channels_min = 1,
1257 .channels_max = 2,
1258 .rates = WM9081_RATES,
1259 .formats = WM9081_FORMATS,
1260 },
1261 .ops = &wm9081_dai_ops,
1262};
1263
1264static int wm9081_probe(struct snd_soc_codec *codec)
1265{
1266 struct wm9081_priv *wm9081 = snd_soc_codec_get_drvdata(codec);
1267 int ret;
1268
1269 codec->control_data = wm9081->regmap;
1270
1271 ret = snd_soc_codec_set_cache_io(codec, 8, 16, SND_SOC_REGMAP);
1272 if (ret != 0) {
1273 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
1274 return ret;
1275 }
1276
1277
1278 snd_soc_update_bits(codec, WM9081_ANALOGUE_LINEOUT,
1279 WM9081_LINEOUTZC, WM9081_LINEOUTZC);
1280 snd_soc_update_bits(codec, WM9081_ANALOGUE_SPEAKER_PGA,
1281 WM9081_SPKPGAZC, WM9081_SPKPGAZC);
1282
1283 if (!wm9081->pdata.num_retune_configs) {
1284 dev_dbg(codec->dev,
1285 "No ReTune Mobile data, using normal EQ\n");
1286 snd_soc_add_codec_controls(codec, wm9081_eq_controls,
1287 ARRAY_SIZE(wm9081_eq_controls));
1288 }
1289
1290 return ret;
1291}
1292
1293static int wm9081_remove(struct snd_soc_codec *codec)
1294{
1295 wm9081_set_bias_level(codec, SND_SOC_BIAS_OFF);
1296 return 0;
1297}
1298
1299static struct snd_soc_codec_driver soc_codec_dev_wm9081 = {
1300 .probe = wm9081_probe,
1301 .remove = wm9081_remove,
1302
1303 .set_sysclk = wm9081_set_sysclk,
1304 .set_bias_level = wm9081_set_bias_level,
1305
1306 .idle_bias_off = true,
1307
1308 .controls = wm9081_snd_controls,
1309 .num_controls = ARRAY_SIZE(wm9081_snd_controls),
1310 .dapm_widgets = wm9081_dapm_widgets,
1311 .num_dapm_widgets = ARRAY_SIZE(wm9081_dapm_widgets),
1312 .dapm_routes = wm9081_audio_paths,
1313 .num_dapm_routes = ARRAY_SIZE(wm9081_audio_paths),
1314};
1315
1316static const struct regmap_config wm9081_regmap = {
1317 .reg_bits = 8,
1318 .val_bits = 16,
1319
1320 .max_register = WM9081_MAX_REGISTER,
1321 .reg_defaults = wm9081_reg,
1322 .num_reg_defaults = ARRAY_SIZE(wm9081_reg),
1323 .volatile_reg = wm9081_volatile_register,
1324 .readable_reg = wm9081_readable_register,
1325 .cache_type = REGCACHE_RBTREE,
1326};
1327
1328#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1329static __devinit int wm9081_i2c_probe(struct i2c_client *i2c,
1330 const struct i2c_device_id *id)
1331{
1332 struct wm9081_priv *wm9081;
1333 unsigned int reg;
1334 int ret;
1335
1336 wm9081 = devm_kzalloc(&i2c->dev, sizeof(struct wm9081_priv),
1337 GFP_KERNEL);
1338 if (wm9081 == NULL)
1339 return -ENOMEM;
1340
1341 i2c_set_clientdata(i2c, wm9081);
1342
1343 wm9081->regmap = regmap_init_i2c(i2c, &wm9081_regmap);
1344 if (IS_ERR(wm9081->regmap)) {
1345 ret = PTR_ERR(wm9081->regmap);
1346 dev_err(&i2c->dev, "regmap_init() failed: %d\n", ret);
1347 goto err;
1348 }
1349
1350 ret = regmap_read(wm9081->regmap, WM9081_SOFTWARE_RESET, ®);
1351 if (ret != 0) {
1352 dev_err(&i2c->dev, "Failed to read chip ID: %d\n", ret);
1353 goto err_regmap;
1354 }
1355 if (reg != 0x9081) {
1356 dev_err(&i2c->dev, "Device is not a WM9081: ID=0x%x\n", reg);
1357 ret = -EINVAL;
1358 goto err_regmap;
1359 }
1360
1361 ret = wm9081_reset(wm9081->regmap);
1362 if (ret < 0) {
1363 dev_err(&i2c->dev, "Failed to issue reset\n");
1364 goto err_regmap;
1365 }
1366
1367 if (dev_get_platdata(&i2c->dev))
1368 memcpy(&wm9081->pdata, dev_get_platdata(&i2c->dev),
1369 sizeof(wm9081->pdata));
1370
1371 reg = 0;
1372 if (wm9081->pdata.irq_high)
1373 reg |= WM9081_IRQ_POL;
1374 if (!wm9081->pdata.irq_cmos)
1375 reg |= WM9081_IRQ_OP_CTRL;
1376 regmap_update_bits(wm9081->regmap, WM9081_INTERRUPT_CONTROL,
1377 WM9081_IRQ_POL | WM9081_IRQ_OP_CTRL, reg);
1378
1379 regcache_cache_only(wm9081->regmap, true);
1380
1381 ret = snd_soc_register_codec(&i2c->dev,
1382 &soc_codec_dev_wm9081, &wm9081_dai, 1);
1383 if (ret < 0)
1384 goto err_regmap;
1385
1386 return 0;
1387
1388err_regmap:
1389 regmap_exit(wm9081->regmap);
1390err:
1391
1392 return ret;
1393}
1394
1395static __devexit int wm9081_i2c_remove(struct i2c_client *client)
1396{
1397 struct wm9081_priv *wm9081 = i2c_get_clientdata(client);
1398
1399 snd_soc_unregister_codec(&client->dev);
1400 regmap_exit(wm9081->regmap);
1401 return 0;
1402}
1403
1404static const struct i2c_device_id wm9081_i2c_id[] = {
1405 { "wm9081", 0 },
1406 { }
1407};
1408MODULE_DEVICE_TABLE(i2c, wm9081_i2c_id);
1409
1410static struct i2c_driver wm9081_i2c_driver = {
1411 .driver = {
1412 .name = "wm9081",
1413 .owner = THIS_MODULE,
1414 },
1415 .probe = wm9081_i2c_probe,
1416 .remove = __devexit_p(wm9081_i2c_remove),
1417 .id_table = wm9081_i2c_id,
1418};
1419#endif
1420
1421module_i2c_driver(wm9081_i2c_driver);
1422
1423MODULE_DESCRIPTION("ASoC WM9081 driver");
1424MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
1425MODULE_LICENSE("GPL");
1426
