1#ifndef _ASM_X86_IO_H
2#define _ASM_X86_IO_H
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37#define ARCH_HAS_IOREMAP_WC
38
39#include <linux/string.h>
40#include <linux/compiler.h>
41#include <asm/page.h>
42
43#define build_mmio_read(name, size, type, reg, barrier) \
44static inline type name(const volatile void __iomem *addr) \
45{ type ret; asm volatile("mov" size " %1,%0":reg (ret) \
46:"m" (*(volatile type __force *)addr) barrier); return ret; }
47
48#define build_mmio_write(name, size, type, reg, barrier) \
49static inline void name(type val, volatile void __iomem *addr) \
50{ asm volatile("mov" size " %0,%1": :reg (val), \
51"m" (*(volatile type __force *)addr) barrier); }
52
53build_mmio_read(readb, "b", unsigned char, "=q", :"memory")
54build_mmio_read(readw, "w", unsigned short, "=r", :"memory")
55build_mmio_read(readl, "l", unsigned int, "=r", :"memory")
56
57build_mmio_read(__readb, "b", unsigned char, "=q", )
58build_mmio_read(__readw, "w", unsigned short, "=r", )
59build_mmio_read(__readl, "l", unsigned int, "=r", )
60
61build_mmio_write(writeb, "b", unsigned char, "q", :"memory")
62build_mmio_write(writew, "w", unsigned short, "r", :"memory")
63build_mmio_write(writel, "l", unsigned int, "r", :"memory")
64
65build_mmio_write(__writeb, "b", unsigned char, "q", )
66build_mmio_write(__writew, "w", unsigned short, "r", )
67build_mmio_write(__writel, "l", unsigned int, "r", )
68
69#define readb_relaxed(a) __readb(a)
70#define readw_relaxed(a) __readw(a)
71#define readl_relaxed(a) __readl(a)
72#define __raw_readb __readb
73#define __raw_readw __readw
74#define __raw_readl __readl
75
76#define __raw_writeb __writeb
77#define __raw_writew __writew
78#define __raw_writel __writel
79
80#define mmiowb() barrier()
81
82#ifdef CONFIG_X86_64
83
84build_mmio_read(readq, "q", unsigned long, "=r", :"memory")
85build_mmio_write(writeq, "q", unsigned long, "r", :"memory")
86
87#define readq_relaxed(a) readq(a)
88
89#define __raw_readq(a) readq(a)
90#define __raw_writeq(val, addr) writeq(val, addr)
91
92
93#define readq readq
94#define writeq writeq
95
96#endif
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111static inline phys_addr_t virt_to_phys(volatile void *address)
112{
113 return __pa(address);
114}
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129static inline void *phys_to_virt(phys_addr_t address)
130{
131 return __va(address);
132}
133
134
135
136
137#define page_to_phys(page) ((dma_addr_t)page_to_pfn(page) << PAGE_SHIFT)
138
139
140
141
142
143
144static inline unsigned int isa_virt_to_bus(volatile void *address)
145{
146 return (unsigned int)virt_to_phys(address);
147}
148#define isa_page_to_bus(page) ((unsigned int)page_to_phys(page))
149#define isa_bus_to_virt phys_to_virt
150
151
152
153
154
155
156
157#define virt_to_bus virt_to_phys
158#define bus_to_virt phys_to_virt
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174extern void __iomem *ioremap_nocache(resource_size_t offset, unsigned long size);
175extern void __iomem *ioremap_cache(resource_size_t offset, unsigned long size);
176extern void __iomem *ioremap_prot(resource_size_t offset, unsigned long size,
177 unsigned long prot_val);
178
179
180
181
182static inline void __iomem *ioremap(resource_size_t offset, unsigned long size)
183{
184 return ioremap_nocache(offset, size);
185}
186
187extern void iounmap(volatile void __iomem *addr);
188
189extern void set_iounmap_nonlazy(void);
190
191#ifdef __KERNEL__
192
193#include <asm-generic/iomap.h>
194
195#include <linux/vmalloc.h>
196
197
198
199
200#define xlate_dev_kmem_ptr(p) p
201
202static inline void
203memset_io(volatile void __iomem *addr, unsigned char val, size_t count)
204{
205 memset((void __force *)addr, val, count);
206}
207
208static inline void
209memcpy_fromio(void *dst, const volatile void __iomem *src, size_t count)
210{
211 memcpy(dst, (const void __force *)src, count);
212}
213
214static inline void
215memcpy_toio(volatile void __iomem *dst, const void *src, size_t count)
216{
217 memcpy((void __force *)dst, src, count);
218}
219
220
221
222
223
224
225
226
227
228#define __ISA_IO_base ((char __iomem *)(PAGE_OFFSET))
229
230
231
232
233
234
235
236
237
238static inline void flush_write_buffers(void)
239{
240#if defined(CONFIG_X86_OOSTORE) || defined(CONFIG_X86_PPRO_FENCE)
241 asm volatile("lock; addl $0,0(%%esp)": : :"memory");
242#endif
243}
244
245#endif
246
247extern void native_io_delay(void);
248
249extern int io_delay_type;
250extern void io_delay_init(void);
251
252#if defined(CONFIG_PARAVIRT)
253#include <asm/paravirt.h>
254#else
255
256static inline void slow_down_io(void)
257{
258 native_io_delay();
259#ifdef REALLY_SLOW_IO
260 native_io_delay();
261 native_io_delay();
262 native_io_delay();
263#endif
264}
265
266#endif
267
268#define BUILDIO(bwl, bw, type) \
269static inline void out##bwl(unsigned type value, int port) \
270{ \
271 asm volatile("out" #bwl " %" #bw "0, %w1" \
272 : : "a"(value), "Nd"(port)); \
273} \
274 \
275static inline unsigned type in##bwl(int port) \
276{ \
277 unsigned type value; \
278 asm volatile("in" #bwl " %w1, %" #bw "0" \
279 : "=a"(value) : "Nd"(port)); \
280 return value; \
281} \
282 \
283static inline void out##bwl##_p(unsigned type value, int port) \
284{ \
285 out##bwl(value, port); \
286 slow_down_io(); \
287} \
288 \
289static inline unsigned type in##bwl##_p(int port) \
290{ \
291 unsigned type value = in##bwl(port); \
292 slow_down_io(); \
293 return value; \
294} \
295 \
296static inline void outs##bwl(int port, const void *addr, unsigned long count) \
297{ \
298 asm volatile("rep; outs" #bwl \
299 : "+S"(addr), "+c"(count) : "d"(port)); \
300} \
301 \
302static inline void ins##bwl(int port, void *addr, unsigned long count) \
303{ \
304 asm volatile("rep; ins" #bwl \
305 : "+D"(addr), "+c"(count) : "d"(port)); \
306}
307
308BUILDIO(b, b, char)
309BUILDIO(w, w, short)
310BUILDIO(l, , int)
311
312extern void *xlate_dev_mem_ptr(unsigned long phys);
313extern void unxlate_dev_mem_ptr(unsigned long phys, void *addr);
314
315extern int ioremap_change_attr(unsigned long vaddr, unsigned long size,
316 unsigned long prot_val);
317extern void __iomem *ioremap_wc(resource_size_t offset, unsigned long size);
318
319
320
321
322
323
324extern void early_ioremap_init(void);
325extern void early_ioremap_reset(void);
326extern void __iomem *early_ioremap(resource_size_t phys_addr,
327 unsigned long size);
328extern void __iomem *early_memremap(resource_size_t phys_addr,
329 unsigned long size);
330extern void early_iounmap(void __iomem *addr, unsigned long size);
331extern void fixup_early_ioremap(void);
332extern bool is_early_ioremap_ptep(pte_t *ptep);
333
334#ifdef CONFIG_XEN
335#include <xen/xen.h>
336struct bio_vec;
337
338extern bool xen_biovec_phys_mergeable(const struct bio_vec *vec1,
339 const struct bio_vec *vec2);
340
341#define BIOVEC_PHYS_MERGEABLE(vec1, vec2) \
342 (__BIOVEC_PHYS_MERGEABLE(vec1, vec2) && \
343 (!xen_domain() || xen_biovec_phys_mergeable(vec1, vec2)))
344#endif
345
346#define IO_SPACE_LIMIT 0xffff
347
348#endif
349